

Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram

System on Programmable Chip Practice


# **UART** Communication Controller

Nehemiae G. Roy EVD18I018

### Outline

- Working Principle
- Requirement for UART
- <u>Shift Registers</u>
- Code
  - Transmitter Module
  - o <u>Receiver Module</u>
  - o <u>Testbench</u>
- <u>Outputs</u>
- Frequency Deviation Analysis
- <u>Further Information</u>
- <u>References</u>

# Working Principle




### Requirements for UART

#### Baud Rate

- Baud rate generator
- o Typical speeds 4200 bps, 9600 bps
- Internal clock synchronization
- Max. 10% deviation in baud rate
- False Triggering

#### • Frame Structure


- Synchronization bits
  - Idle state HIGH
- Data bits
- Optional parity bit




Frame Structure

## Shift Registers

- Parallel-In Serial-Out Register
  - Load/Shift
  - o LSB Start Bit
  - o 4 bit word
  - o Parity Bit
  - o MSB Stop Bit
- Serial-In Parallel-Out Register
  - Read parallel data after "Stages \* Time Period"





### Transmitter Module

```
module Processor TX(in word, data ready, CLK, tx flag, out bit);
                                                                                         data[5] = in word[0] ^ in word[1] ^ in word[2] ^ in word[3];
                                                                                         data[6] = 1:
input [3:0]in word;
                                                                                         //data[5] = 0; //Parity Flag Trigger
input data ready, CLK;
                                                                                         //data[6] = 0; //Break Flag Trigger
output tx flag, out bit;
                                                                                         SHIFT LD = 0;
reg tx flag = 0;
                                                                                         time flag = 1;
reg [3+3:0]data = 7'b11111111;
                                                                                         clock count = -1;
reg SHIFT LD = 0;
                                                                                     end
integer time flag = 0, clock count = -1;
                                                                                  if (time flag == 1)
PISO SR PS1(data, SHIFT LD, CLK, out bit);
                                                                                     begin
                                                                                        clock count = clock count + 1;
always@(posedge CLK)
                                                                                        if (clock count == 1)
begin
                                                                                             SHIFT LD = 1;
                                                                                        else if (clock count == 7)
    if (data ready == 0)
                                                                                             begin
        begin
                                                                                                 data = 7'b11111111:
        data = 7'b1111111:
                                                                                                 SHIFT LD = 0;
        end
                                                                                             end
    else if ((data ready == 1) && (time flag == 0))
                                                                                        else if (clock_count == 8)
        begin
                                                                                             begin
            data[0] = 0;
                                                                                                 tx flag = 1;
            data[4:1] = in word;
                                                                                                 time flag = 0;
            data[5] = in word[0] ^ in word[1] ^ in word[2] ^ in word[3];
                                                                                             end
            data[6] = 1;
                                                                                     end
            //data[5] = 0; //Parity Flag Trigger
                                                                              end
            //data[6] = 0; //Break Flag Trigger
            SHIFT LD = 0;
                                                                              endmodule
            time flag = 1;
            clock count = -1;
```

### Receiver Module

```
module Processor_RX(in_bit, CLK, rx_flag, b_flag, p_flag, data);
input in bit, CLK;
output rx flag, b flag, p flag;
output [3:0]data;
reg [3:0]data;
reg rx_flag = 0, b_flag = 0, p_flag = 0;
wire [3+3:0]out word;
integer time flag = 0, clock count = -1;
SIPO SR SP1(in bit, CLK, out word);
always@(posedge CLK)
begin
   if ((in_bit == 0) && (time_flag == 0))
        begin
        time_flag = 1;
        clock count = -1;
        end
   if (time_flag == 1)
        begin
           clock_count = clock_count + 1;
           if (clock count == 7)
                begin
                   rx flag = 1;
                   if (out word[6] == 0)
                       b flag = 1;
                   else if (out word[4] ^ out word[3] ^ out word[2] ^ out word[1] != out word[5])
```


### Receiver Module

```
SIPO_SR SPl(in_bit, CLK, out_word);
always@(posedge CLK)
begin
   if ((in_bit == 0) && (time_flag == 0))
       begin
       time flag = 1;
       clock count = -1;
       end
   if (time flag == 1)
       begin
          clock count = clock count + 1;
          if (clock count == 7)
               begin
                   rx flag = 1;
                   if (out_word[6] == 0)
                       b flag = 1;
                   else if (out_word[4] ^ out_word[3] ^ out_word[2] ^ out_word[1] != out_word[5])
                       p_flag = 1;
                   else
                       data = out word[4:1];
                    time flag = 0;
               end
       end
end
endmodule
```


### Testbench

```
module UART testbench();
reg [3:0]out word;
reg data ready, CLK1, CLK2;
wire tx_flag, in_bit;
wire rx_flag, b_flag, p_flag;
wire [3:0]rx word;
Processor_TX Pl(out_word, data_ready, CLK1, tx_flag, in_bit);
Processor_RX P2(in_bit, CLK2, rx_flag, b_flag, p_flag, rx_word);
always #50 CLK1 = ~CLK1;
always #50 CLK2 = ~CLK2;
initial
begin
   out word = 4'b1011;
   data ready = 1;
   CLK1 <= 1;
   CLK2 <= 1;
   #(100 * 8) data ready <= 0;
end
endmodule
```


### Idle State




### Data Transmit



# Parity Flag



# Break Flag




# Frequency Deviation

Processor TX Time Period	Processor RX Time Period	Frequency Deviation	Status
100	100	0%	Correct
100	90	10%	Correct
100	88	12%	Correct
100	86	14%	Correct
100	84	16%	Correct
100	82	18%	Parity Error
100	80	20%	Incorrect Value

### Further Information

- Inclusion of buffers
  - o Overrun Error
- CPU Blocking
  - $\circ$  DMA
  - Peripheral-To-Memory
  - o Double Buffering
- Applications
  - Serial Terminal
  - o ASCII Characters
  - USB CDC (Virtual Com Port)



### References

#### Websites:

- 1. "BASICS OF UART COMMUNICATION", https://www.circuitbasics.com/basics-uart-communication/
- 2. "UART: A Hardware Communication Protocol Understanding Universal Asynchronous Receiver/Transmitter", https://www.analog.com/en/analog-dialogue/articles/uart-a-hardware-communication-protocol.html
- 3. "Universal Asynchronous Receiver-Transmitter", https://en.wikipedia.org/wiki/Universal\_asynchronous\_receiver-transmitter

#### Videos:

- 1. "Understanding UART", https://www.youtube.com/watch?v=sTHckUyxwp8&ab\_channel=RohdeSchwarz
- 2. "SparkFun According to Pete 9-17-12: Serial Communication Demystified", https://www.youtube.com/watch?v=JJZOTtwpAjA&ab\_channel=SparkFunElectronics

### References

#### Websites:

- 1. "The D-Type Flip-Flop", https://www.electronics-tutorials.ws/sequential/seq\_4.html
- 2. "Sequential Logic Circuits", https://www.electronics-tutorials.ws/sequential/seq\_1.html
- 3. "D Flip-Flop", https://www.javatpoint.com/verilog-d-flip-flop#:~:text=D%20flip%20flop%20is%20an,the%20edge%20trig gered%20always%20statements.
- 4. "Shift Registers: Serial-in, Parallel-out (SIPO) Conversion", https://www.allaboutcircuits.com/textbook/digital/chpt-12/serial-in-parallel-out-shift-register/
- 5. "Shift Registers: Parallel-in, Serial-out (PISO) Conversion", https://www.allaboutcircuits.com/textbook/digital/chpt-12/parallel-in-serial-out-shift-register/

#### Research Paper:

1. "A Review Paper on Design and Simulation of UART for Serial Communication", Vibhu Chinmay, Shubham Sachdeva, IJIRT

# THANK YOU