

**SDSD LAB PROJECT** 


## Topic:-Vedic Multiplier(4 and 8 Bit)


**PRESENTED By:-**

Narendra Kumar Nehra

## **4 Bit Vedic Multiplier**

As As As Aso Bs Bs Bs Bo
AzBo AzBo AzBo AoBo
A3B1 A2B1 AB1 ADB1 X
A3 B2 A2 B2 A1 B2 A0 B2 X A3B3 A2B3 A1B3 A0B3 X
P2 P3 P2 P1 P0 P0 = A0 B0
$P_{i} = A_{i}B_{0} + A_{0}B_{i}$
P2 = A2 B0 + A1B1 + A0B2
P3 = A3B0 + A2B1 + A1B2 + A0B3
P4 = A3B1 + A2B2 + A1B3
$P_6 = A_3 B_2 + A_2 B_3$ $P_6 = A_3 B_3$ , $P_4 = carry from P_6$






#### Code for 4 Bit

```
12
13 🗇
          module fourbitmultiplier (p,a,b);
14
          input [3:0]a;
15
          input [3:0]b;
16
          output [7:0]p;
17
          wire [7:0]p;
18
          wire c1,c2,c3,c4,c5,k1,k2,k3,k4,k5,k6,s1,s2,s3,s4,s5,s6;
19
          wire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16;
20 🖨 🔾
          and X1(p[0],a[0],b[0]);
21
          and X2(w2,a[1],b[0]);
22
23
          and X3(w3,a[0],b[1]);
          halfadder HA1(p[1],c1,w2,w3);
24
25
26
          and A4 (w4, a[2], b[0]);
          and A5 (w5, a[1], b[1]);
27
28
          and A6(w6, a[0], b[2]);
          fulladder FA1(s1, k1, w4, w5, w6);
29
30
          halfadder HA2(p[2],c2,s1,c1);
31
32
          and A7 (w7, a[3], b[0]);
33
          and A8 (w8, a[2], b[1]);
34
          and A9(w9,a[1],b[2]);
35
          fulladder FA2(s2, k2, w7, w8, w9);
36
          and Al0(w10,a[0],b[3]);
          halfadder HA3(s3,k3,s2,w10);
37
38
          fulladder FA3(p[3],c3,s3,k1,c2);
39
40
          and All(wll,a[3],b[1]);
41
          and A12(w12,a[2],b[2]);
42
          and A13(w13,a[1],b[3]);
43
          fulladder FA4(s4,k4,wll,wl2,wl3);
44
          halfadder HA4(s5, k5, s4, k2);
45
          fulladder FA5(p[4], c4, s5, k3, c3);
46
47
          and Al4(wl4,a[3],b[2]);
          and A15 (w15, a[2], b[3]);
48
          fulladder FA6(s6, k6, w14, w15, k4);
49
50
          fulladder FA7 (p[5], c5, s6, k5, c4);
51
52
          and Al6(w16,a[3],b[3]);
53
          fulladder FA8(p[6],p[7],w16,k6,c5);
54
          endmodule
55
```

```
51
      and Al6(wl6,a[3],b[3]);
52
53
         fulladder FA8(p[6],p[7],w16,k6,c5);
54 🖨
         endmodule
55 ;
56
57 □
          module halfadder(sum, carry, x, y);
58
         input x, y;
59
         output sum, carry;
60
         wire sum, carry;
61
     oxor X1(sum, x, y);
62 !
         and Yl (carry, x, y);
63 🖨
         endmodule
64 !
65 🗇
         module fulladder(suml, carryl, xl, yl, cin);
66
         input xl, yl, cin;
         output suml, carryl;
67
68
         wire k1, k2, k3;
69 :

    | xor X1(k1,x1,y1);

70
     oxor X2(suml,cin,kl);
71 !
         and X3(k2,cin,k1);
72
     and X4(k3,x1,y1);
73 '
         or X5 (carryl, k3, k2);
74 🖨
          endmodule
```



#### **Test Bench**

```
module fourbitmultiplier_tb();
wire [0:7]p;
reg [0:3]a,b;
fourbitmultiplier Multiiplier4_bit(p,a,b);
initial
begin

a=4'bl110; b=4'b0111;

5 a=4'b1100; b=4'b1000;

5 a=4'b111; b=4'b1111;

5 a=4'b1110; b=4'b1110;

5 a=4'b111; b=4'b1101;

6 a=4'b111; b=4'b1101;

7 a=4'b111; b=4'b1101;

8 a=4'b1011; b=4'b1101;

9 initial $monitor($time, "a= %b,b= %b,p= %d", a, b, p);

initial $100 $stop;
endmodule
```

#### **Result**

# run 1000ns

0a= 1110,b= 0111,p= 98

5a= 1000,b= 1000,p= 64

10a= 1111,b= 1111,p= 225

15a= 1110,b= 1110,p= 196


20a= 0111,b= 1101,p= 91 25a= 1011,b= 1101,p= 143


### **Waveform**


									35.567	ns								
Name	Value	0.000 ns		10.000 ns		20.000 ns		30.000 ns		40.000 ns	50.000 ns	60.000 ns	70.000 ns	80.000 ns	90.000 ns			
> 😻 p[0:7]	8f	62	40	el	C4	5b	(		8f									
> ♥ p(0.7] > ♥ a(0.3] > ♥ b(0.3]	b	е	8	f	e	7						b						
> 🐶 b[0:3]	d	7	8	f	e				d									

								<b>y</b> <sub>7</sub>	- T	75.00	787	<b>у</b> а <b>х</b> ₃		У1 Х1	
								<b>X</b> 7	Λ6	<b>^</b> 6	^4				
								$p_{70}$	P60	P <sub>50</sub>	P40	p <sub>30</sub>	P <sub>20</sub>	P10	P00
							P71	p <sub>61</sub>	p <sub>51</sub>	$p_{41} \\$	$p_{31} \\$	$p_{21} \\$	$p_{11} \\$	$p_{01} \\$	
						$p_{72}$	p <sub>62</sub>	$p_{52}$	$p_{42} \\$	$p_{32}$	$p_{22} \\$	$p_{12} \\$	$p_{02} \\$		
					$p_{73}$	$p_{63}$	$p_{53}$	$p_{43}$	$p_{33}$	$p_{23}$	$p_{13} \\$	$p_{03} \\$			
				$p_{74}$	$p_{64}$	$p_{64}$	P44	$p_{34} \\$	$p_{24} \\$	$p_{14} \\$	$p_{04} \\$				
			$p_{75}$	$p_{65} \\$	$p_{66}$	$p_{45} \\$	$p_{35} \\$	$p_{25}$	$p_{15} \\$	$p_{05}$					
		$p_{76}$	$p_{66}$	$p_{66}$	p <sub>46</sub>	$p_{36}$	$p_{26} \\$	$p_{16} \\$	$p_{06}$						
	$p_{77}$	$p_{67}$	$p_{57}$	$p_{47} \\$	$p_{37}$	$p_{27} \\$	$p_{17} \\$	$p_{07}$							
S <sub>15</sub>	S <sub>14</sub>	S <sub>13</sub>	S <sub>12</sub>	S <sub>11</sub>	S <sub>10</sub>	So	$\mathbf{S}_{\theta}$	S7.	S <sub>6</sub>	\$5	$S_{ij}$	$S_3$	$s_2$	S <sub>1</sub>	$\mathbf{S}_0$

## **8 Bit Vedic Multiplier**







## **Advantages**

- 1. consumes 66% less area.
- 2. 76.1% less power.
- 3. 60% less delay

#### Code for 8-bit


```
13 module vedic8bit(output [15:0] out,input [7:0] in1,in2);
14
       wire[7:0] w1, w2, w3, w4, s1, s2;
15
       wire cl, c2, c3;
16
       wire [7:0] W1, W2;
17
18
      VM4bit VM4BIT_1(w1,in1[3:0],in2[3:0]);
19 :
      VM4bit VM4BIT 2(w2,in1[3:0],in2[7:4]);
20 \(\hat{O}\) VM4bit VM4BIT_3(w3,in1[7:4],in2[3:0]);
      VM4bit VM4BIT_4(w4,in1[7:4],in2[7:4]);
21 :
22
23
       buf(s1[0],w1[4]);
24
       buf(s1[1],w1[5]);
25
       buf(s1[2],w1[6]);
26
       buf(s1[3],w1[7]);
27
       buf (s1[4],0);
28
       buf (s1[5],0);
29
       buf (s1[6],0);
30
       buf (sl[7],0);
31
32
33
        ADDER8bit A8_1( c1, W1, w2, w3);
34
        ADDER8bit A8 2( c2, W2, W1, s1);
35
36
        or o_1(c3,c1,c2);
37
38
       buf (s2[0], W2[4]);
39
       buf (s2[1], W2[5]);
40
       buf (s2[2], W2[6]);
41
       buf(s2[3], W2[7]);
42
       buf (s2[4],c3);
43
       buf (s2[5],0);
44
       buf (s2[6],0);
45
       buf (s2[7],0);
46
47
48
49
50
        assign out[0] = w1[0];
51
        assign out[1] = wl[1];
52
        assign out[2] = w1[2];
53
        assign out[3] = w1[3];
     assign out[4] = W2[0];
54
55
        assign out[5] = W2[1];
56 !
        assign out[6] = W2[2];
```

```
53
        assign out[3] = w1[3];
54
        assign out[4] = W2[0];
55
        assign out[5] = W2[1];
56
        assign out[6] = W2[2];
57
        assign out[7] = W2[3];
58
59
60
        ADDER8bit A8_3(extra,out [15:8], w4,s2);
61
62
63 endmodule
64
65
66 module VM4bit(output [7:0] out,input [3:0] in1,in2);
67
       wire[3:0] w1, w2, w3, w4, s1, s2;
68
       wire c1, c2, c3;
69
       wire [3:0] W1, W2;
70
71
      VM2bit VM2BIT_1(w1,in1[1:0],in2[1:0]);
72
      VM2bit VM2BIT_2(w2,in1[1:0],in2[3:2]);
73
      VM2bit VM2BIT_3(w3,in1[3:2],in2[1:0]);
74
      VM2bit VM2BIT_4(w4,in1[3:2],in2[3:2]);
75
76
       buf(s1[0],w1[2]);
77
       buf(s1[1],w1[3]);
78
       buf(s1[2],0);
79
       buf (s1[3],0);
80
81
82
        ADDER4bit A4 1 ( c1, W1, w2, w3);
83
        ADDER4bit A4 2 ( c2, W2, W1, s1);
84
85
        or o 1(c3,c1,c2);
86
87
       buf (s2[0], W2[2]);
88
       buf(s2[1], W2[3]);
89
       buf (s2[2],c3);
90
       buf (s2[3],0);
91
92
93
94
95
        assign out[0] = w1[0];
96
        assign out[1] = wl[1];
```

```
94
 95
         assign out[0] = w1[0];
 96
         assign out[1] = w1[1];
 97
         assign out [2] = W2[0];
 98
         assign out[3] = W2[1];
 99
100
         ADDER4bit A4_3(extra,out [7:4], w4,s2);
101
102
103 🖨
      endmodule
104
105 ⊕ module VM2bit(output [3:0] out, input [1:0] A,B);
106
107
      wire [3:0] s;
108
109 ; and al(s[0], A[0], B[0]);
110
      and a2(s[1],A[0],B[1]);
111 !
      and a3(s[2],A[1],B[0]);
112
      and a4(s[3], A[1], B[1]);
113
114
      assign out[0] = s[0];
115
      halfadder H_1(out[1], C, s[1], s[2]);
116
      halfadder H 2(out[2],out[3],s[3],C);
117
118 @ endmodule
119
120 - module ADDER8bit(C,out,A,B);
121
      output [7:0] out;
122
      output C;
123
124
125
126
      input [7:0] A.B;
127
        halfadder H_1(out[0],c1,A[0],B[0]);
128
        fulladder F_1(out[1],c2,A[1],B[1],c1);
129
        fulladder F_2(out[2],c3,A[2],B[2],c2);
130
        fulladder F 3(out[3], c4, A[3], B[3], c3);
131
        fulladder F_4(out[4],c5,A[4],B[4],c4);
132
        fulladder F_5(out[5], c6, A[5], B[5], c5);
133
        fulladder F_6(out[6], c7, A[6], B[6], c6);
134
        fulladder F_7(out[7],C,A[7],B[7],c7);
135
                   ""verilog fulladder: module ""
136 endmodule
137 :
```

```
136 endmodule
137
138
139  module ADDER4bit(C,out,A,B);
140
      output [3:0] out;
141
      output C;
142
143
144 :
      input [3:0] A,B;
145
        halfadder H 1(out[0], cl, A[0], B[0]);
146
        fulladder F_1(out[1],c2,A[1],B[1],c1);
        fulladder F_2(out[2],c3,A[2],B[2],c2);
147
148
        fulladder F 3(out[3], C, A[3], B[3], c3);
149 @ endmodule
150
151
152 module halfadder(sum, carry ,A,B);
153
      output sum, carry;
154 input A,B;
155
156 assign sum = A^B;
157
       assign carry = A&B;
158 @ endmodule
159
160 - module fulladder(sum, carry ,A,B, cin );
161
      output sum, carry;
162
      input A, B, cin;
163
164
165 !
        assign sum = A^B^cin;
166
        assign carry = A&B|B&cin|A&cin;
167 !
168 @ endmodule
169
```

## **Schematic Diagram**



<u>Test Bench</u> <u>Result</u>

```
13
14 - module vedic8bit tb();
                                                                  # run 1000ns
15
16 | wire [0:15]out;
17 reg [0:7]inl,in2;
                                                                                         Oinl= 14, in2= 14, out= 196
18   vedic8bit Multiiplier4_bit(out,in1,in2);
19 initial
20 - begin
                                                                                         5inl= 136, in2= 192, out= 26112
21 inl=8'b0001110; in2=8'b00001110;
23 ; #5 inl=8'bl0001110; in2=8'bl1000011;
                                                                                        10inl= 142, in2= 195, out= 27690
24 🖨 end
25 ; initial $monitor($time, "in1= %d, in2= %d, out= %d", in1, in2, out);
    initial #100 $stop;
27 endmodule
```

# THANK YOU