
1. Hamming code 7-bit circuit


Verilog Code, IO file declaration and Testbench

```
Hamming_Code_7bit.v
                                                                     IO HammingCode
 C:/Users/user/Desktop/Kaushal_DSD_LAB/GATE_LEVEL_MODELLING/HAMMING_CODE
                                                               File
                                                                       Edit
                                                                               View
 Q 🔛 🐟 🚁 🐰 🛅 🖍 📈 🎟 🗘
                                                               set_property IOSTANDARD LVCMOS18 [get_ports EN]
13 module Hamming_Code_7bit(D,Error,O,EN);
                                                               set_property IOSTANDARD LVCMOS18 [get_ports Error]
14 input [7:1] D;
15 | input EN;
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {D[7]}]
                                                               set property IOSTANDARD LVCMOS18 [get_ports {D[6]}]
16 output [7:1] O;
17 output Error;
                                                               set property IOSTANDARD LVCMOS18 [get_ports {D[5]}]
18 | wire [4:1] P;
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {D[4]}]
19 | wire [7:0] Y;
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {D[3]}]
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {D[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[1]}]
     // Detecting error bit
21 xor X_1(P[1],D[1],D[3],D[5],D[7]);
22 xor X 2(P[2],D[2],D[3],D[6],D[7]);
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {0[7]}]
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {0[6]}] set_property IOSTANDARD LVCMOS18 [get_ports {0[5]}]
     xor X_3(P[4],D[4],D[5],D[6],D[7]);
24 1 // CORRECTION CIRCUIT
25 Decoder_3x8 DEC(Y,P,EN);
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {0[4]}]
26 buf BO_1(Error,~Y[0]);
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {0[3]}]
27 | xor XO_1(O[1],Y[1],D[1]);
                                                               set_property IOSTANDARD LVCMOS18 [get_ports {0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {0[1]}]
28 xor XO_2(O[2],Y[2],D[2]);
29 | xor XO_3(O[3],Y[3],D[3]);
                                                               set_property PACKAGE_PIN V10 [get_ports EN]
30 xor XO_4(O[4],Y[4],D[4]);
                                                               set_property PACKAGE_PIN V11 [get_ports Error]
set_property PACKAGE_PIN J15 [get_ports {D[1]}]
31 xor XO_5(0[5],Y[5],D[5]);
32 xor XO_6(O[6],Y[6],D[6]);
                                                               set_property PACKAGE_PIN L16 [get_ports {D[2]}]
33 xor XO_7(O[7],Y[7],D[7]);
                                                               set_property PACKAGE_PIN M13 [get_ports {D[3]}]
set_property PACKAGE_PIN R15 [get_ports {D[4]}]
34 endmodule
set_property PACKAGE_PIN R17 [get_ports {D[5]}]
36 input [3:0] I;
                                                               set_property PACKAGE_PIN T18 [get_ports {D[6]}]
37 | input EN;
                                                               set_property PACKAGE_PIN U18 [get_ports {D[7]}]
set_property PACKAGE_PIN H17 [get_ports {0[1]}]
38
     output [7:0] Y;
39 and a_0(Y[0],~I[3],~I[1],~I[0],EN);
                                                               set_property PACKAGE_PIN K15 [get_ports {0[2]}]
40 and a_1(Y[1],~I[3],~I[1],I[0],EN);
                                                               set_property PACKAGE_PIN J13 [get_ports {0[3]}]
set_property PACKAGE_PIN N14 [get_ports {0[4]}]
41
     and a_2(Y[2], \sim I[3], I[1], \sim I[0], EN);
42 and a 3(Y[3], \sim I[3], I[1], I[0], EN);
                                                               set_property PACKAGE_PIN R18 [get_ports {0[5]}]
43 and a_4(Y[4],I[3],\sim I[1],\sim I[0],EN);
                                                               set_property PACKAGE_PIN V17 [get_ports {0[6]}]
set_property PACKAGE_PIN U17 [get_ports {0[7]}]
44
     and a_5(Y[5],I[3],~I[1],I[0],EN);
45 and a 6(Y[6], I[3], I[1], ~I[0], EN);
46 and a_7(Y[7],I[3],I[1],I[0],EN);
12
         module Hamming_Code_7bit_tb();
14
         reg [7:1] D;
15
         reg EN;
         wire [7:1] 0;
17
         wire Error;
18
19
         Hamming Code 7bit HM 1(D, Error, O, EN);
20
21 🖯
         initial
22 🖯
         begin
     O b = 7'b0000000;
23
24
     O EN = 1;
26
             #10 D = 7'b0101010;
27
             #10 D = 7'b1101010;
             #10 D = 7'b0101110;
28
     0
             #10 D = 7'b0110100:
29
30 🖨
31
32
     O initial $monitor ($time, "D = %b, EN = %b, O = %b, Error = %b", D, EN, O, Error);
33
     O⇒initial #50 $stop;
         endmodule
35 🖒
36
```

o Synthesis schematic



Simulation



FPGA Implementation

