

Chip-Backside Vulnerability to Side Channel Attacks Exploiting Intentional Electromagnetic Interference

Makoto Nagata

Kobe University


Graduate School of Science, Technology and Innovation

April 18th, 2025

Outline

- 1. Introduction
- 2. Passive side channels from IC chip backside
- 3. Active fault injection on IC chip backside
- 4. Packaging for security
- 5. Summary

Analog techniques for digital security



Analog techniques at the levels of device, circuit, system, package and simulation protect digital security in IC chips.



ecure functional.

By plays a crucial part of 50c Integrapart of 50c Integration. Cryptographic engines and random
number general and conduct or
encryption and decryption for secure
communication. Semiconductor chiplevel 1D guarantees the authenticity
of a secure system, often enhanced
with physically unclonable functions
(FUFA) Secure zones are established
through security gateways to incomthrough security gateways to incom-

Digital Object Identifier 30.1109/MSSC.2022.3219 Date of current version: 18 January 2023 ing and outgoing data. Here, data are digitally represented, and digital circuits dominate secure functionalities. Hadovare security broadly covers technical fields and scientific comminities associated with cryptography and the authenticity of electronics. The associated research topics are naturally crost layer among architectures, algorithms, systems, circuits, etc., and architectures, algorithms, systems, circuits, the excurry functionality of Social, the excurry functionality of Social, and surfaint the excurry functionality of Social, section of the EEE Done o

ald O Pederson Award in Solid-State


communities and proving securical trends of energy-efficient and high-performance secure ICs and systems. With least not proactively develop cross-layer and truly international research. activities, a militalciphine without; meeting. Testign for a military of the property of the prof. Partick Schaimont, and Prof. Kazno Sakyama and held in 2011 the framework of the National Institute of Informatics Ontil Solona Newlong, in Japon (Figure 13)[1], in gathered 12 natriclessing from castellines and

1943-0582/23@20231

IEEE SOLIO-STATE CRICUITS MAGAZINE WINTER 2023

IEEE Solid-State Circuits Magazine (SSCM), Jan. 2023. DOI: 10.1109/MSSC.2022.3219780

Electromagnetic compatibility (EMC)



► EM noise and power noise from an IC chip are observable on its package and across a whole printed circuit board (PCB).

Relevance among EMC and HWS




- ► Electromagnetic emission → Side channel leakage (passive information leakage)
 - ► EMI analysis → SCA analysis




- ► Electromagnetic immunity → Fault injection (active information leakage)
 - ► EMS analysis → Fault analysis
- In-depth understandings of IC-chip level EMC, toward the quality design of IC chips for hardware security

Face-up and flip-chip assembly



- ► Mega trends: flip chip on membrane interposer with multiple chip(lets)
- ► Silicon substrate backside is open for performance improvements (pros) while also for adversarial approaches (cons).

Physical isolation at IC chip level




Architectural explorations for securing horizontal data channels while circuitand package-level countermeasures needed for vertical EM channels.

Outline

- 1. Introduction
- 2. Passive side channels from IC chip backside
- 3. Active fault injection on IC chip backside
- 4. Packaging for security
- 5. Summary


Passive side channels on Si backside






- Probe/needle
 - ✓ Si substrate voltage
 - ✓ Electric field





Antenna/coil

- ✓ EM waves
- ✓ Magnetic flux







Photo sensor


- ✓ IR photons
- / IR microscopy



Matter of power current


IEEE Open Journal of the Solid-State Circuits Society (OJ-SSCS), Nov. 2024. DOI: 10.1109/OJSSCS.2024.3499967

Electromagnetic (EM) emission by ICs



► Near field magnetic coupling between an IC chip and an antenna exhibits high order harmonics of digital clocking frequency (e.g. 106 x n MHz.)


Si substrate voltage variation



Direct voltage probing on Si substrate backside (=IC chip backside) with a metallic needle


Si substrate as a part of PDN*

*Power delivery network **On-chip monitor circuit




▶ **Si substrate** is a part of PDN (often of ground side) and the most prominent attack surface in flip-chip assembly (*e.g.* BGA).

System-level power noise analysis




Chip-Package-System board (CPS) model used in system level simulation of power noise generation and propagation

Chip power model




► A power delivery network involving multiple power current models


Power current - active part of model



- SPICE simulation: I(t)LUT for in/out condition, load caps
- Post-layout extraction
 logic cell level: C_{esc}, R_{esr}
- Cell based -- Logic cells are characterized in power current model.



CPS power noise simulation flow




Prepare passive part of CPM and power library

Update active part of CPM with toggle scenarios

AES* cryptographic architecture

*Advanced Encryption Standard




Power side-channel (SC) leakage in AES datapath

- ► A single key byte (8 bit) is used in byte-wise crypto computation.
- For a 128-bit key, 16 computations running in parallel
- Correlation of <u>power current</u> and internal activity measured as <u>Hamming distance</u> in a data register


AES power noise simulation


- Case study: private-key crypto IC chip
 - ✓ AES encryption engine (34 K gates)
 - ✓ Operation frequency: 34 MHz
- ► Power noise on VDD during crypto operation of last round (12 ns) in CPS simulation
 - ✓ # of plain texts: 1500 Last round of encryption



Simulation cost evaluation


	Memory	Threads	CPU time
PDN modeling	2726MB	8	3.0 hour
power noise modeling	2348MB	8	8.5 min
power noise simulation	229MB	1	2.8 sec






Intel Xeon CPU ES-2699 v4 (2.2GHz)

CPA on AES core




- On-chip measured and CPS simulated power traces for AES 128 bit w/ randomly generated 10k payloads
- ► Secret 16 key bytes are finally revealed, most pessimistic at on-chip nodes.

Power SC leakage at full-chip level



- ► Chip-level power SC leakage analysis using CPMs
- Direct vector control on security sensitive nets while vector-less mode on non-security nets over an IC chip.

EM SC leakage over IC chip package



Test vehicle

Crypto: 128bit AES

Tech.: 130 nm CMOS


Chip area: 3 mm x 4 mm

Power supply: 1.5 V







B_Y Direction




 B_{x} Meas.




 B_{X} Sim.



 B_{Y} Meas.




 B_{\vee} Sim.




► Number of determined bytes after EM CPA for 10k random input payloads

IC chip falsification with EM amplifier



- ▶ This circuit amplifies switching power, while does not change any logic.
- ▶ Neither digital FV* nor analog LVS** could find the insertion of inv. cells.

Charge amount as indicator




▶ Power (V_{DD}) waveform to estimate power current consumption, and then to be integrated over time to derive "charge amount (Q_{EST}) " for assessments.

Outline

- 1. Introduction
- 2. Passive side channels from IC chip backside
- 3. Active fault injection on IC chip backside
- 4. Packaging for security
- 5. Summary


Active fault injection on Si backside







Needle

- DC biasing
- HV pulsing (High voltage)









- ✓ Magnetic flux induction
- FM wave irradiation








- ✓ IR laser pulsing
- HP laser drilling (High power)



IEEE Open Journal of the Solid-State Circuits Society (OJ-SSCS), Nov. 2024. DOI: 10.1109/OJSSCS.2024.3499967


Chip backside pulsing



Ref. to ESD tradition (ISO10605, IEC61000-4-2)


HVP injector (custom made)

Voltage spreads on IC chip frontside




- ► ESD gun applied on Si backside, Si voltage measured on-chip on its frontside.
- Si substrate impedance model was simulated and calibrated.

High voltage pulsing (HVP) injector



- Controllability, reproducibility and predictability of voltage pulsing in the range up to 300 V were confirmed.
- Polarity of pulsing is reversable by the connection to a needle.


Si experiments



Error bits induced by HVP among F/Fs – strongly location dependent.

Si experiments – security threats

IEEE Fault Diagnosis and Tolerance in Cryptography (FDTC), Sep. 2024.



Faulty ciphertext with **single-bit error in every byte**


Faulty byte

► A single bit could be intentionally flipped – alignments of placements and timing of HVP injection w.r.t. the operation of AES crypto engine.


Simulated voltage distribution

P_{WELL} voltage intensity map

IEEE Transactions on Electromagnetic Compatibility (TEMC), Oct. 2024. DOI: 10.1109/TEMC.2024.3440919




- ▶ Voltage variation at P_{WELL} level is periodically bounded by tap lines (TLs).
- Analysis regions (r1:r6) with equal interval are placed between adjacent TLs of approximately 25 μm.




Simulation results

Bit-set error $(0 \rightarrow 1)$




Bit-reset error $(1 \rightarrow 0)$




Location dependency and asymmetry among bit-set/bit-reset errors

Si experiments vs. simulation




► Simulation explains the presence of asymmetry among the bit-set/bit-reset errors and the regions about error occurrences.

EM induced voltage on Si backside



► EM fields create voltage glitches that spread across wide chip area.


Simulation of magnetic field coupling



 $28 \times 24 = 672$

Simulation explains the presence of pos. and neg. drops with physical position dependency.

Laser induced V_{SUB} waveforms



Simulation with equivalent circuits estimates photo-voltage conversion.


Lack of models

► Vertically integrated models of failures - material, device, circuits and systems – need to be explored.

Outline


- 1. Introduction
- 2. Passive side channels from IC chip backside
- 3. Active fault injection on IC chip backside
- 4. Packaging for security
- 5. Summary

EM noise suppressors




Secure 3D IC chip stack using BBM

IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Jan. 2022. DOI: 10.1109/TVLSI.2021.3073946



Tier photos on front and back sides





Thanks to AIST team:

Yuuki Araga Naoya Watanabe Haruo Shimamoto Katsuya Kikuchi

IEEE Transactions on Electron Devices (TED), Apr. 2021. DOI: 10.1109/TED.2021.3058226

Si-backside attack protection





► Front side (IC) and back side (BBM) co-design makes circuits of interest hidden from backside injection, as well as sensor circuits to detect injection.

Summary

- Disciplines are common to EMC and HWS, and "good to know" in any system development.
 - The knowledge is complementary among security and safety problems in general IC chips and electronic systems.
- ► Analog techniques for digital security: simulation, modeling, device, circuit, packaging and manufacturing are all to be exploited for the higher levels of HWS (and EMC.)
- Pre-silicon assessments and design justification: relying on advanced simulation and modeling for security and safety metrics. Theory is further needed.

Acknowledgments: This work was in part based on the results obtained from a project, JPNP23013, commissioned by the New Energy and Industrial Technology Development Organization (NEDO). This work was also supported in part by JSPS KAKENHI under Grant JP22H04999. Many thanks to ANSYS – Kobe U joint research teams.