# **TOSHIBA**

TC574096D-10, -120, -150

# SILICON STACKED GATE CMOS

# 262,144 WORD x 16 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

### Description

The TC574096D is a 262,144 word x 16 bit CMOS ultraviolet light erasable and electrically programmable read only memory. The TC574096D has a JEDEC standard pin configuration. This product is available in a 40-pin standard cerdip package.

The TC574096D is fabricated using CMOS technology. Advanced circuit techniques result in both high speed and low power features with a maximum operating current of 70mA/10MHz and access times of 100ns/120ns/150ns.

Programming is achieved by using a high speed programming mode.

#### **Features**

Peripheral circuit : CMOS Memory cell : NMOS

· Access time

	-10	-120 -150			
V <sub>DD</sub>	5V±5%	5V±10%			
t <sub>ACC</sub>	100ns	120ns	150ns		

Low power dissipation

- Active : 70mA/10MHz - Standby : 100µA

Standby : 100μΑ
Single 5V power supply

· Fully static operation

High speed programming mode : t<sub>PW</sub> = 50µs

Inputs and outputs TTL compatible

• JEDEC standard 40-pin DIP cerdip package :

- WDIP40-G-600B


### Pin Names

A0 ~ A17	Address Inputs
D0 ~ D15	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
V <sub>DD</sub>	Power Supply Voltage (+5V)
V <sub>PP</sub>	Program Supply Voltage
GND	Ground

### Pin Connection (Top View)

	00.		CLIO	,,,	ıΟμ	•	• IC
			٠,	_	$\neg$		
Vpp	1				40	] '	VDD
ČĒ	[2				39	]	A17
D15	[3				38	]	A16
D14	[4				37	]	A15
D13	45				36	]	A14
D12	[]6				35	]	A13
D11	[]7				34	}	A12
D10	[]8				33	)	A11
D9	[]9				32	]	A10
D8	[]1	0			31	]	Α9
GND	1	1			30	]	GND
D7	Дı.	2			29	]	A8
D6	Дı:	3			28	]	Α7
D5	Д÷	4			27	]	Α6
D4	[] i	5			26	]	Α5
D3	[] 11	6			25		Δ4
D2	Ti-	7			24	]	Α3
D1	[]11	8			23	]	A2
D0	[]19	9			22		Α1
ŌĒ	[20	0			21		<b>A</b> 0
	L.						

### **Block Diagram**



#### **Operating Mode**

MODE	CE	Œ	V <sub>PP</sub>	V <sub>DD</sub>	D0 ~ D15	POWER			
Read	L	L			Data Out	Active			
Output Deselect	•	Н	5∨	5V	1 11 - 1 1	Active			
Standby	Н	*	1		High Impedance	Standby			
Program	L	Н			Data In				
Program Inhibit	Н	Н	12.50V	0V 6.25V	V 6.25V	50V 6.25V	12.50V 6.25V High Impedant		Active
Program Verify	•	L			Data Out				

<sup>·</sup> H or L

### **Maximum Ratings**

warman ratingo							
SYMBOL	ITEM	RATING	UNIT				
V <sub>DD</sub>	Power Supply Voltage	-0.6 ~ 7.0					
V <sub>PP</sub>	Program Supply Voltage	-0.6 ~ 14.0					
V <sub>IN</sub>	Input Voltage	-0.6 ~ 7.0	V				
V <sub>IN</sub> (A9)	Input Voltage (A9)	-0.6 ~ 13.5					
V <sub>I/O</sub>	Input/Output Voltage	-0.6 ~ V <sub>DD</sub> + 0.5					
P <sub>D</sub>	Power Dissipation	1.5	W				
T <sub>SOLDER</sub>	Soldering Temperature • Time	260 • 10	°C • sec				
T <sub>STRG</sub>	Storage Temperature	-65 ~ 125					
T <sub>OPR</sub>	Operating Temperature	0 ~ 70	- °C				

# **Read Mode**

# **DC Recommended Operating Conditions**

SYMBOL PARAMETER			TC574096D-1	0	TO	574096D-120	/150	
STRIBUL	FANAMEIEN	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	2.2	_	V <sub>DD</sub> + 0.3	
V <sub>IL</sub>	Input Low Voltage	-0.3	_	0.8	-0.3	_	0.8	Ī
V <sub>DD</sub>	Power Supply Voltage	4.75	5.00	5.25	4.50	5.00	5.50	V
V <sub>PP</sub>	Program Supply Voltage	0		V <sub>DD</sub> + 0.6	0	_	V <sub>DD</sub> + 0.6	-

## DC Characteristics (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	$V_{IN} = 0 \sim V_{DD}$		MIN.	TYP.	MAX.	UNIT	
ILI	Input Leakage Current			_		±10	μА	
laas.		7F	f = 8.3MHz	_	-	60		
I <sub>DDO1</sub>	Operating Current	CE = 0V I <sub>OUT</sub> = 0mA	f = 10MHz	-	-	70		
I <sub>DDO2</sub>				f = 1MHz	_	-	30	mA
DDS1	Standby Current	CE = V <sub>iH</sub>		CE = V <sub>iH</sub>	-	-	1	
I <sub>DDS2</sub>	Standby Current	CE = V <sub>DD</sub> - 0.2	V	-	-	100	μА	
$V_{OH}$	Output High Voltage	$I_{OH} = -400 \mu A$		2.4	-	-	.,	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		_	-	0.4	_ V	
I <sub>PP1</sub>	V <sub>PP</sub> Current	$V_{PP} = 0V \sim V_{DD} + 0.6V$		-	-	±10	1 .	
ILO	Output Leakage Current	V <sub>OUT</sub> = 0.4V ~ \	V <sub>DD</sub>	_	-	±10	μА	

# AC Characteristics (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	TC574096D-10 TC574096D-120		TC5740	96D-150			
OTHIDUL	FANAMEIEN	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t <sub>ACC</sub>	Address Access Time	_	100	_	120	_	150	_
t <sub>CE</sub>	CE to Output Valid	_	100	_	120		150	1
t <sub>OE</sub>	OE to Output Valid	_	50		60		70	
t <sub>DF1</sub>	CE to Output in High-Z	_	50	_	50		60	ns
t <sub>DF2</sub>	OE to Output in High-Z	_	50		50		60	1
t <sub>OH</sub>	Output Data Hold Time	0		0		0	1 -	-

### **AC Test Conditions**


Input Pulse Levels	2.4V/0.45V
Input Pulse Rise and Fall Times	10ns max.
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF

# Capacitance\* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		6	10	
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		10	12	pF

<sup>\*</sup>This parameter is periodically sampled and is not 100% tested.

# Timing Waveforms (Read)



# **High Speed Programming Mode**

# **DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 1.0	
V <sub>IL</sub>	Input Low Voltage	-0.3	-	0.8	J
V <sub>DD</sub>	Power Supply Voltage	6.00	6.25	6.50	
V <sub>PP</sub>	Program Supply Voltage	12.20	12.50	12.80	

# DC Characteristics (Ta = 25 $\pm$ 5°C, V<sub>DD</sub> = 6.25V $\pm$ 0.25V, V<sub>PP</sub> = 12.50V $\pm$ 0.30V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
ILI	Input Leakage Current	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>	-	_	±10	μА		
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400μA	2.4	_	_	V		
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA	-	_	0.4	v		
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	-	-	-	30	mA		
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	V <sub>PP</sub> = 12.8V	-	-	50	III/A		

# AC Programming Characteristics (Ta = 25 $\pm$ 5°C, $V_{DD}$ = 6.25V $\pm$ 0.25V, $V_{PP}$ = 12.50V $\pm$ 0.30V)


SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
t <sub>AS</sub>	Address Setup Time	_	2	-	_			
t <sub>AH</sub>	Address Hold Time	-	2	-	_			
t <sub>CES</sub>	CE Setup Time	-	0	-				
t <sub>CEH</sub>	CE Hold Time	_	0	_	-	1		
toes	OE Setup Time	_	2	-	_			
t <sub>DS</sub>	Data Setup Time	-	2	-	_	μs		
t <sub>DH</sub>	Data Hold Time	_	2	_	_			
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	_	2	-	_			
t <sub>VDS</sub>	V <sub>DD</sub> Setup Time	-	2	-	_			
t <sub>PW</sub>	Program Pulse Width	-	45	50	55			
t <sub>OE</sub>	OE to Output Valid	CE = V <sub>IH</sub>	_	-	100	nc.		
t <sub>DFP</sub>	OE to Output in High-Z	CE = V <sub>IH</sub>	_	-	90	ns		

### **AC Test Conditions**

Input Pulse Levels	2.4V/0.45V
Input Pulse Rise and Fall Times	10ns max.
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF

# **Timing Waveforms (Program)**

### **High Speed Programming Mode**



#### Notes:

- 1.  $V_{\text{PD}}$  must be applied simultaneously or before  $V_{\text{PP}}$  and cut off simultaneously or after  $V_{\text{PP}}$
- 2. Removing the device from a programming socket and replacing the device in the socket while  $V_{PP} = 12.5V$  may cause permanent damage to the device.
- 3. The  $V_{PP}$  supply voltage is permitted to be up to 14V for programming. Voltages over 14V should not be applied to the  $V_{PP}$  terminal. When the programming voltage is applied to the  $V_{PP}$  terminal, the overshoot voltage should not exceed 14V.

#### **Erasure Characteristics Mode**

Erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window.

The integrated dose (ultraviolet light intensity [W/cm²] x exposure time [sec.]) necessary for erasure should be a minimum of 15 [W • sec/cm²].

When the Toshiba sterilizing lamp (GL-15) is used and the device is exposed at a distance of 1 cm from the lamp surface, erasure will be achieved within 60 minutes. Using commercial lamps whose ultraviolet light intensity is 12000 [ $\mu$ W/cm<sup>2</sup>] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [ $\mu$ W/cm<sup>2</sup>] x (20 x 60) [sec]  $\cong$  15 [W • sec/cm<sup>2</sup>].)

Erasure begins to occur when exposed to light with a wavelength shorter than 4000Å. Sunlight and fluorescent lights have 3000 ~ 4000Å wavelength components. Therefore, when used under these lighting conditions for extended periods of time, opaque seals should be used (Toshiba EPROM Protect Seal AC906).

### **Operation Information**

The TC574096D's six operating modes are listed in the following table.

Mode selection is achieved by applying TTL level signals to appropriate inputs.

MODE	CE	ŌE	V <sub>PP</sub>	V <sub>DD</sub>	D0 ~ D15	POWER		
	Read	L	L			Data Out	Active	
Read Operation (Ta = 0 ~ 70°C)	Output Deselect	٠	Н	5V	5V	High Impodence		
	Standby	Н	*			High Impedance	Standby	
	Program	L	Н			Data In		
Program Operation (Ta = 25±5°C)	Program Inhibit	Н	Н	12.50V	6.25V	High Impedance	Active	
	Program Verify	٠	L	1		Data Out	1 7.00.00	

Notes:  $H = V_{H}$ ,  $L = V_{H}$ ,  $^{\star} = V_{H}$  or  $V_{H}$ 

#### **Read Mode**

The TC574096D has two control inputs. The chip enable ( $\overline{CE}$ ) input controls the operating power and should be used for device selection while the output enable ( $\overline{OE}$ ) input controls the output buffers. Assuming that  $\overline{CE} = \overline{OE} = V_{IL}$ , once the address has stabilized, output data will be valid after the address access time has elapsed. The  $\overline{CE}$  to output valid time ( $t_{CE}$ ) is equal to the address access time ( $t_{ACC}$ ).

Assuming that  $\overrightarrow{CE} = \overrightarrow{V}_{IL}$  and that the address has been stable for at least  $t_{ACC}$ , then output data will be valid after  $t_{OE}$  from the falling edge of  $\overrightarrow{OE}$ .

#### **Output Deselect Mode**

If  $\overline{CE} = V_{IH}$  or  $\overline{OE} = V_{IH}$ , the outputs will be in a high impedance state.

Therefore, two or more devices can be connected together on a common bus if the output of only one device is enabled. When  $\overline{CE}$  is used for device selection, all deselected devices are in the low power standby mode.

#### Standby Mode

The TC574096D has a low power standby mode controlled by the  $\overline{CE}$  signal. By applying a MOS high level voltage ( $V_{DD}$ ) to the  $\overline{CE}$  input, the TC574096D is placed in the standby mode which reduces the operating current to 100 $\mu$ A and puts the outputs in a high impedance state, independent of the  $\overline{OE}$  input.

#### **Program Mode**

When the TC574096D is initially received by customers, all bits of the device are in the "1" state, which is the erased state. Therefore, the object of the program operation is to introduce "0" data into the desired bit locations. The TC574096D is in the programming mode when  $V_{PP} = 12.5V$ ,  $\overline{CE} = V_{IL}$ , and  $\overline{OE} = V_{IH}$ .

The TC574096D can be programmed at any address location at any time - either individually, sequentially, or at random.

### **Program Verify Mode**

The verify mode is used to check that the desired data has been correctly programmed. The verify mode is activated when  $\overline{OE} = V_{IL}$ .

#### **Program Inhibit Mode**

When the programming voltage (+12.5V) is applied to the V<sub>PP</sub> terminal, a high level  $\overline{CE}$  input inhibits the TC574096D from

being programmed.

The programming of two or more TC574096Ds in parallel with different data is easily accomplished. All inputs except for CE and OE may be commonly connected, then a TTL low level program pulse is applied to the CE of the desired device only while a TTL high level signal is applied to the CE of the other devices.

### **High Speed Programming Mode**

The device is set up in high speed programming mode when the programming voltage (+12.5V) is applied to the  $V_{PP}$  terminal with  $V_{DD}$  = 6.25V.


Programming is achieved by applying a single 50 µs TTL low level pulse to the CE input after addresses and data are stable. Then the programmed data is verified by using the program verify mode. If the programmed data is not correct, another program pulse of 50 µs is applied and then the programmed data is verified. This should be repeated until the data has programmed correctly (max. 25 times).

After correctly programming the selected address, an overprogram pulse with the same width as that needed for initial programming should be applied.

When programming has been completed, the data in all addresses should be verified with  $V_{DD} = V_{PP} = 5V$ .

# **High Speed Programming Mode**

### Flow Chart



### **Electric Signature Mode**

The electric signature mode allows one to read out a code from the TC574096D which identifies its manufacturer and device type.

The programming equipment may read out the manufacturer code and device code from the TC574096D by using this mode before programming and automatically set the programming voltage (V<sub>PP</sub>) and algorithm.

The electric signature mode is set up when 12V is applied to address line A9 and the rest of the address lines are set to  $V_{IL}$  during a read operation. Data output under these conditions is the manufacturer code. The device code is output when address A0 is set to  $V_{IL}$ .

These two codes possess an odd parity with the parity bit being (D7). The following table shows the electric signature of the TC574096D

PINS	AO	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	HEX. Data
Manufacturer Code	V <sub>IL</sub>	*	*	•	*	•	*	*	*	1	0	0	1	1	0	0	0	**98
Device Code	VIH	•	*	*	*	•	*	•	*	0	0	0	0	1	1	1	0	**0E

Notes: A9 = 12V±0.5V

A1 ~ A8, A10 ~ A17, OE, OE = V.

\* Don't care