| VB3 INDY XZ Graphics Table of Contents GR4 Connectors Corona Connectors RB1s RB1s, Cont. RB1s, Cont. Frame Buffer Memory 7 | |
|--|----------------------------------|
| VB3 INDY XZ Graphics Table of Contents GR4 Connectors Corona Connectors RB1s RB1s, Cont. RB1s, Cont. Frame Buffer Memory 7 | |
| VB3 INDY XZ Graphics Table of Contents GR4 Connectors Corona Connectors RB1s RB1s, Cont. RB1s, Cont. Frame Buffer Memory 7 | |
| VB3 INDY XZ Graphics Table of Contents GR4 Connectors Corona Connectors RB1s RB1s, Cont. RB1s, Cont. Frame Buffer Memory 7 | |
| Table of Contents 1 GR4 Connectors 2 Corona Connectors 3 RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | 1 |
| Table of Contents 1 GR4 Connectors 2 Corona Connectors 3 RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | |
| Table of Contents 1 GR4 Connectors 2 Corona Connectors 3 RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | |
| Table of Contents 1 GR4 Connectors 2 Corona Connectors 3 RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | |
| GR4 Connectors 2 Corona Connectors 3 RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | |
| GR4 Connectors 2 Corona Connectors 3 RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | |
| Corona Connectors 3 RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | ų. |
| RB1s 4 RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | |
| RB1s, Cont. 5 RB1s, Cont. 6 Frame Buffer Memory 7 | |
| c RB1s, Cont. 6 Frame Buffer Memory 7 | |
| Frame Buffer Memory 7 | |
| | |
| | |
| Frame Buffer Memory, Cont 8 | |
| XMAP LUT Channel A 9 | |
| XMAP LUT Channel B 10 | |
| XMAP LUT Channel C 11 | |
| XMAP LUT Channel D 12 | |
| XMAP LUT Channel E 13 | |
| RED DAC 14 | |
| GREEN DAC 15 | |
| BLUE DAC 16 | |
| Video Output 17 | |
| VC1 and VC1 SRAM 18 | · |
| Asst. Clocks and Flops 19 | |
| Pixel Clock: ICS1562 20 | , |
| Genlock 21 | |
| Pixel Clock: BT438 22 | |
| Display Bus Decode 23 Silicon Graphics Computer Systems - Digit | al Sight & Sound |
| Display Bus FIFO 24 APPROVALS DATE 777 | $\overline{}$ |
| Pullup/down & Termination 25 DRW MAX Torneros 09/23/93 NP00 | \prec \prec |
| VRAM Bypass Caps 26 CHK XXX VB3 V 1 | yb3 |
| 404 | |
| 8 7 6 5 4 3 2 | DATE SHEET 17:21:18 1994 1 OF 26 |

















































