K9F1208X0C

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.
 - * Samsung Electronics reserves the right to change products or specification without notice.



Document Title

64M x 8 Bits NAND Flash Memory

Revision History

Revision No.	<u>History</u>	Draft Date	Remark
0.0	Initial issue.	Nov. 10th 2005	Advance
0.1	2.7V part is added	July 13th 2006	Advance
0.2	Address of Read 2 is changed (A $_4$ ~A $_7$: Don't care -> Fixed "Low")	Aug. 1st 2006	Advance
0.3	Add tRPS/tRCS/tREAS parameter for status read Add nWP timing guide	Oct. 12th 2006	Advance
0.4	Change from tRPS/tRCS/tREAS to tRPB/tRCB/tREAB parameter for 1.8V device busy state	Nov. 14th 2006	Advance
0.5	1. Sequential Row Read is added	Nov. 15th 2006	Preliminary
1.0	1. tCRY is changed (50ns+tR(R/B)> 5us)	Dec. 28th 2006	Final

Note: For more detailed features and specifications including FAQ, please refer to Samsung's Flash web site. http://www.samsung.com/Products/Semiconductor/

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



64M x 8 Bits NAND Flash Memory

PRODUCT LIST

Part Number	Vcc Range	Organization	PKG Type
K9F1208R0C-J	1.65V ~ 1.95V		FBGA
K9F1208B0C-P	2.5V ~ 2.9V	x8	TSOP1
K9F1208U0C-P	2.7V ~ 3.6V	χο	TSOP1
K9F1208U0C-J	2.1 V ~ 3.0 V		FBGA

FEATURES

Voltage Supply

- 1.8V Device(K9F1208R0C) : 1.65V ~ 1.95V - 2.7V Device(K9F1208B0C) : 2.5V ~ 2.9V - 3.3V Device(K9F1208U0C) : 2.7V ~ 3.6V

Organization

- Memory Cell Array: (64M + 2M) x 8bits
- Data Register: (512 + 16) x 8bits

Automatic Program and Erase
Page Program: (512 + 16) x 8bits
Block Erase: (16K + 512)Bytes

Page Read Operation
Page Size: (512 + 16)Bytes
Random Access: 15µs(Max.)
Serial Page Access: 42ns(Min.)

Fast Write Cycle Time
 Program time: 200μs(Typ.)
 Block Erase Time: 2ms(Typ.)

• Command/Address/Data Multiplexed I/O Port

• Hardware Data Protection

- Program/Erase Lockout During Power Transitions

 Reliable CMOS Floating-Gate Technology
 Endurance : 100K Program/Erase Cycles (with 1bit/512Byte ECC)

- Data Retention : 10 Years

• Command Register Operation

• Unique ID for Copyright Protection

• Package

- K9F1208U0C-PCB0/PIB0 : Pb-Free Package 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)
- K9F1208X0C-JCB0/JIB0: Pb-Free Package 63-Ball FBGA(8.5 x 13 x 1.2mmt)

- K9F1208B0C-PCB0/PIB0 : Pb-Free Package 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)

GENERAL DESCRIPTION


Offered in 64Mx8bits, the K9F1208X0C is 512Mbit with spare 16Mbit capacity. The device is offered in 1.8V, 2.7V and 3.3V Vcc. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 200µs on the 528-bytes and an erase operation can be performed in typical 2ms on a 16K-bytes block. Data in the page can be read out at 42ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9F1208X0C's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm.

The K9F1208X0C is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.




PIN CONFIGURATION (TSOP1)

K9F1208X0C-PCB0/PIB0



PACKAGE DIMENSIONS


48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)






PIN CONFIGURATION (FBGA)

K9F1208X0C-JCB0/JIB0



Top View

63-Ball FBGA (measured in millimeters)





PIN DESCRIPTION

Pin Name	Pin Function
I/Oo ~ I/O7	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of WE with ALE high.
CE	CHIP ENABLE The CE input is the device selection control. When the device is in the Busy state, CE high is ignored, and the device does not return to standby mode in program or erase opertion. Regarding CE control during read operation, refer to 'Page read' section of Device operation .
RE	READ ENABLE The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.
WE	WRITE ENABLE The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
WP	WRITE PROTECT The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low.
R/B	READY/BUSY OUTPUT The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Vcc	POWER Vcc is the power supply for device.
Vss	GROUND
N.C	NO CONNECTION Lead is not internally connected.
DNU	DO NOT USE Leave it disconnected.

NOTE: Connect all Vcc and Vss pins of each device to common power supply outputs.

Do not leave Vcc or Vss disconnected.







Figure 1. K9F1208X0C FUNCTIONAL BLOCK DIAGRAM

Figure 2. K9F1208X0C ARRAY ORGANIZATION

CLE ALE WP



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7
1st Cycle	Ao	A1	A2	Аз	A4	A 5	A ₆	A 7
2nd Cycle	A 9	A 10	A11	A12	A13	A14	A15	A16
3rd Cycle	A17	A18	A 19	A20	A21	A22	A23	A24
4th Cycle	A25	*L	*L	*L	*L	*L	*L	*L

Column Address
Row Address
(Page Address)

NOTE: Column Address: Starting Address of the Register.

 $00h\ Command (Read): Defines\ the\ starting\ address\ of\ the\ 1st\ half\ of\ the\ register.$

01h Command(Read): Defines the starting address of the 2nd half of the register.

^{*} The device ignores any additional input of address cycles than reguired.



^{*} A8 is set to "Low" or "High" by the 00h or 01h Command.

^{*} L must be set to "Low".

Product Introduction

The K9F1208X0C is a 528Mbits(553,648,218 bits) memory organized as 131,072 rows(pages) by 528 columns. Spare sixteen columns are located from column address of 512 to 527. A 528-bytes data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed two NAND structures. A NAND structure consists of 16 cells. Total 135,168 NAND structures reside in a block. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 4,096 separately erasable 16K-bytes blocks. It indicates that the bit by bit erase operation is prohibited on the K9F1208X0C.

The K9F1208X0C has addresses multiplexed into 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. The 64M byte physical space requires 26 addresses, thereby requiring four cycles for byte-level addressing: 1 cycle of column address, 3 cycles of row address, in that order. Page Read and Page Program need the same four address cycles following the required command input. In Block Erase operation, however, only the 3 cycles of row address are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9F1208X0C.

Table 1. Command Sets

Function	1'st Cycle	2'nd Cycle	Acceptable Command during Busy
Read 1	00h/01h ⁽¹⁾	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Block Erase	60h	D0h	
Block Protect 1	41h	-	
Block Protect 2	42h	-	
Block Protect 3	43h	-	
Read Status	70h	-	0
Read Protection Status	7Ah	-	

NOTE: 1. The 00h/01h command defines starting address of the 1st/2nd half of registers.

After data access on the 2nd half of register by the 01h command, the status pointer is automatically moved to the 1st half register(00h) on the next cycle.

Caution : Any undefined command inputs are prohibited except for above command set of Table 1.



ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rat	Unit		
		Syllibol	1.8V Device	2.7V/3.3V Device	Offic	
		Vcc	-0.6 to + 2.45	-0.6 to + 4.6		
Voltage on any pin relat	ive to VSS	Vin	-0.6 to + 2.45	-0.6 to + 4.6	V	
		VI/O	-0.6 to Vcc + 0.3 (< 2.45V)	-0.6 to Vcc + 0.3 (< 4.6V)		
Temperature Under	K9F1208X0C-XCB0	TBIAS	-10 to	°C		
Bias	K9F1208X0C-XIB0	I BIAS	-40 to			
Storage Temperature K9F1208X0C-XCB0 K9F1208X0C-XIB0		Toro	GE to	+150	°C	
		Tstg	-05 10	°C		
Short Circuit Current		Ios		mA		

NOTE

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND at the condision of K9F1208X0C-XCB0 : TA=0 to 70°C or K9F1208X0C-XIB0 : TA=-40 to 85°C)

Parameter	Symbol	1.8V(K9F1208R0		R0C)	2.7V	(K9F1208	B0C)	3.3V	(K9F1208	U0C)	Unit
rarameter	Symbol	Min	Тур.	Max	Min	Тур.	Max	Min	Тур.	Max	Oiiit
Supply Voltage	Vcc	1.65	1.8	1.95	2.5	2.7	2.9	2.7	3.3	3.6	V
Supply voltage	Vss	0	0	0	0	0	0	0	0	0	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

						K9F	1208	K0C					
Parameter		Symbol	Test Conditions		1.8V			2.7V		3.3V			Uni t
				Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Operating	Sequential Read	ICC1	tRC=42ns, CE=V _{IL} , I _{OUT} =0mA	-	8	20	-	10	20	-	10	20	
Current	Program	ICC2	-	-	8	20	-	10	20	-	10	20	mA
	Erase	ICC3	-	-	8	20	-	10	20	-	10	20	
Stand-by Co	urrent(TTL)	ISB1	CE=V _{IH} , WP=0V/V _{CC}	-	-	1	-	-	1	-	-	1	
Stand-by Cu	urrent(CMOS)	ISB2	CE=V _{CC} -0.2, WP=0V/V _{CC}	-	10	50	-	10	50	-	10	50	
Input Leaka	ge Current	I _{LI}	V _{IN} =0 to Vcc(max)	-	-	±10	-	-	±10	-	-	±10	μА
Output Leal	kage Current	I _{LO}	V _{OUT} =0 to Vcc(max)	-	-	±10	-	-	±10	-	-	±10	
Input High \	/oltage	V _{IH}		V _{CC} -0.4	-	V _{CC} +0.3	Vcc -0.4	-	Vcc +0.3	2.0	1	V _{CC} +0. 3	
Input Low V	oltage, All inputs	V_{IL}	-	-0.3	-	0.4	-0.3	-	0.5	-0.3	-	0.8	
Output High	n Voltage Level	V _{OH}	K9F1208R0C: I _{OH} =-100μA K9F1208B0C: I _{OH} =-100μA K9F1208U0C: I _{OH} =-400μA	V _{CC} -0.1	-	-	Vcc -0.4	-	-	2.4	-	-	V
Output Low	Voltage Level	V _{OL}	K9F1208R0C: I _{OL} =100μA K9F1208B0C: I _{OL} =100μA K9F1208U0C: I _{OL} =2.1mA	-	-	0.1	-	-	0.4	-	-	0.4	
Output Low	Current(R/B)	$I_{OL}(R/\overline{B})$	V _{OL} =0.4V	3	4	-	3	4	-	8	10	-	mA

Notes :

^{1.} Typical values are measured at Vcc=3.3V, TA=25°C. And not 100% tested.



^{1.} Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.</p>

^{2.} Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VALID BLOCK

Parameter	Symbol	Min	Тур.	Max	Unit
Valid Block Number	N∨B	4,026	-	4,096	Blocks

- 1. The K9F1208X0C may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for a appropriate management of invalid blocks.

 2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/512Byte ECC.
- 3. Minimum 1,004 valid blocks are guaranteed for each contiguous 128Mb memory space.

AC TEST CONDITION

(K9F1208X0C-XCB0:TA=0 to 70°C, K9F1208X0C-XIB0:TA=-40 to 85°C).

Parameter		Value						
Farameter	K9F1208R0C	K9F1208B0C	K9F1208U0C					
Input Pulse Levels	0V to V _{CC}	0V to Vcc	0.4V to 2.4V					
Input Rise and Fall Times	5ns	5ns	5ns					
Input and Output Timing Levels	V _{CC} /2	Vcc/2	1.5V					
K9F1208R0C:Output Load (Vcc:1.8V +/-10%) K9F1208B0C:Output Load (Vcc:2.7V +/-10%) K9F1208U0C:Output Load (Vcc:3.3V +/-10%)	1 TTL GATE and CL=30pF	1 TTL GATE and CL=30pF	1 TTL GATE and CL=100pF					
K9F1208U0C:Output Load (Vcc:3.0V +/-10%)	-	-	1 TTL GATE and CL=50pF					

CAPACITANCE(TA=25°C, VCC=1.8V/2.7V/3.3V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	CI/O	VIL=0V	-	10	pF
Input Capacitance	CIN	VIN=0V	-	10	pF

NOTE: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CLE	ALE	CE	WE	RE	WP	Mode				
Н	L	L	F	Н	X	Read Mode	Command Input			
L	Н	L	F	Н	Х	Read Mode	Address Input (4 clocks)			
Н	L	L	F	Н	Н	Write Mode	Command Input			
L	Н	L	F	Н	Н	vviite iviode	Address Input (4 clocks)			
L	L	L	F	Н	Н	Data Input				
L	L	L	Н	T	X	Data Output	Data Output			
L	L	L	Н	Н	X	During Read (Bus	sy)			
Х	Х	X	Х	Х	Н	During Program (Busy)			
Х	Х	X	Х	Х	Н	During Erase (Busy)				
Х	X ⁽¹⁾	Х	Х	Х	L	Write Protect				
Х	Х	Н	Х	Х	0V/Vcc ⁽²⁾	Stand-by				

NOTE: 1. X can be VIL or VIH.

2. WP should be biased to CMOS high or CMOS low for standby.



Program / Erase Characteristics

Parameter		Symbol	Min	Тур	Max	Unit
Program Time		tPROG ⁽¹⁾	-	200	500	μS
Number of Partial Program Cycles	Main Array Nop		-	-	1	cycle
in the Same Page	Spare Array	Nob	-	-	2	cycle
Block Erase Time		tBERS	-	2	3	ms

NOTE NOTE: 1.Typical Program time is defined as the time within which more than 50% of the whole pages are programmed at Vcc of 3.3V and 25'C

AC TIMING CHARACTERISTICS FOR COMMAND / ADDRESS / DATA INPUT

Parameter	Symbol	Min	Max	Unit
CLE setup Time	tcls	21	-	ns
CLE Hold Time	tclh	5	-	ns
CE setup Time	tcs	31	-	ns
CE Hold Time	tсн	5	-	ns
WE Pulse Width	twP ⁽¹⁾	21	-	ns
ALE setup Time	tals	21	-	ns
ALE Hold Time	talh	5	-	ns
Data setup Time	tos	20	-	ns
Data Hold Time	tDH	5	-	ns
Write Cycle Time	twc	42	-	ns
WE High Hold Time	twn	15	-	ns

NOTE: The transition of the corresponding control pins must occur only once while $\overline{\text{WE}}$ is held low.



AC CHARACTERISTICS FOR OPERATION

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	15	μS
ALE to RE Delay	tar	10	-	ns
CLE to RE Delay	tclr	10	-	ns
Ready to RE Low	trr	20	-	ns
RE Pulse Width	trP	21	-	ns
WE High to Busy	twB	-	100	ns
Read Cycle Time	trc	42	-	ns
RE Access Time	trea	-	30	ns
CE Access Time	tCEA	-	35	ns
RE High to Output Hi-Z	trhz	-	30	ns
CE High to Output Hi-Z	tcHz	-	20	ns
CE High to ALE or CLE Don't Care	tcsp	10	-	ns
RE or CE High to Output hold	toн	15	-	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tır	0	-	ns
WE High to RE Low	twhr	60	-	ns
Device resetting time(Read/Program/Erase)	trst	-	5/10/500(1)	μS
RE Pulse Width during Busy State	trpb(2)	35	-	ns
Read Cycle Time during Busy State	tRCB ⁽²⁾	50	-	ns
RE Access Time during Busy State	treab(2)	-	40	ns

Parameter		Symbol	Min	Max	Uni
	Last RE High to Busy(at sequential read)	trb	ı	100	ns
K9F1208X0C-P only	CE High to Ready(in case of interception by CE at read)	tCRY	-	5	μS
	CE High Hold Time(at the last serial read)(4)	tCEH	100	-	ns

NOTE: 1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.

2. This parameter (tRPB/tRCB/tREAB) must be used only for 1.8V device.

3. The time to Ready depends on the value of the pull-up resistor tied R/B pin.

NAND Flash Technical Notes

Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by Samsung. The information regarding the initial invalid block(s) is so called as the initial invalid block information. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/512Byte ECC.

Identifying Initial Invalid Block(s)

All device locations are erased(FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 6th byte in the spare area. Samsung makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the column address of 517. Since the initial invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the initial invalid block(s) based on the initial invalid block information and create the initial invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the initial invalid block information is prohibited.




Figure 3. Flow chart to create initial invalid block table.

NAND Flash Technical Notes (Continued)

Error in write or read operation


Within its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the block failure rate. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read failure due to single bit error should be reclaimed by ECC without any block replacement. The block failure rate in the qualification report does not include those reclaimed blocks.

	Failure Mode	Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase> Block Replacement
vviite	Program Failure	Status Read after Program> Block Replacement
Read	Single Bit Failure	Verify ECC -> ECC Correction

ECC

: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bits detection

Program Flow Chart




* : If program operation results in an error, map out the block including the page in error and copy the target data to another block.



NAND Flash Technical Notes (Continued)


Erase Flow Chart

Read Flow Chart



* : If erase operation results in an error, map out the failing block and replace it with another block.

Block Replacement



- * Step1. When an error happens in the nth page of the Block 'A' during erase or program operation.
- * Step2. Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B')
- * Step3. Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.
- * Step4. Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.

Pointer Operation of K9F1208X0C

Samsung NAND Flash has three address pointer commands as a substitute for the two most significant column addresses. '00h' command sets the pointer to 'A' area(0~255byte), '01h' command sets the pointer to 'B' area(256~511byte), and '50h' command sets the pointer to 'C' area(512~527byte). With these commands, the starting column address can be set to any of a whole page(0~527byte). '00h' or '50h' is sustained until another address pointer command is inputted. '01h' command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power_Up is executed once with '01h' command, the address pointer returns to 'A' area by itself. To program data starting from 'A' or 'C' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary. To program data starting from 'B' area, '01h' command must be inputted right before '80h' command is written.

Table 2. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 byte	1st half array(A)
01h	256 ~ 511 byte	2nd half array(B)
50h	512 ~ 527 byte	spare array(C)






Figure 4. Block Diagram of Pointer Operation


(1) Command input sequence for programming 'A' area



(2) Command input sequence for programming 'B' area



(3) Command input sequence for programming 'C' area







System Interface Using $\overline{\text{CE}}$ don't-care.

For an easier system interface, $\overline{\text{CE}}$ may be inactive during the data-loading or sequential data-reading as shown below. The internal 528bytes page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating $\overline{\text{CE}}$ during the data-loading and reading would provide significant savings in power consumption.


Figure 5. Program Operation with CE don't-care.




* Command Latch Cycle




* Address Latch Cycle



* Input Data Latch Cycle




* Serial access Cycle after Read(CLE=L, WE=H, ALE=L)




 $\label{eq:NOTES:Transition} \mbox{NoTES: Transition is measured $\pm 200 mV$ from steady state voltage with load.} \\ \mbox{This parameter is sampled and not 100% tested.}$


Status Read Cycle (During Ready State)




Status Read Cycle (During Busy State)



READ1 OPERATION (READ ONE PAGE)




Read1 Operation (Intercepted by CE)




Read2 Operation (Read One Page) CLE On K9F1208X0C-P low during tR CE WE twB **t**AR ALE **←**trr→ RE I/Ox A9 ~ A16 A17 ~ A2 n+m R/B Selected → Row M Address A0~A3: Valid Address A4~A7 : Don't care 512 Start Sequential Row Read Operation (Within a Block) address M CLE CE WE **ALE** RE I/Ox Ready Busy Busy R/B N Output Output




Page Program Operation



Block Erase Operation (Erase One Block)



Read ID Operation



ID Defintition Table

90 ID : Access command = 90H

	Value	Description
1 st Byte 2 nd Byte 3 rd Byte 4 th Byte	76h 5Ah	Maker Code Device Code Don't support Copy Back Operation Don't support Multi Plane Operation

Device Operation

PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with four address cycles. Once the command is latched, it does not need to be written for the following page read operation. Three types of operations are available: random read, serial page read and sequential row read.

The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than $15\mu s(tR)$. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. \overline{CE} must be held low while in busy for K9F1208X0C-PXB0, while \overline{CE} is don't-care with K9F1208X0C-JXB0. If \overline{CE} goes high before the device returns to Ready, the random read operation is interrupted and Busy returns to Ready as the defined by tCRY. Since the operation was aborted, the serial page read does not output valid data. Once the data in a page is loaded into the registers, they may be read out in 42ns cycle time by sequentially pulsing \overline{RE} . High to low transitions of the \overline{RE} clock output the data stating from the selected column address up to the last column address.

The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of 512 to 527 bytes may be selectively accessed by writing the Read2 command. Addresses A₀ to A₃ set the starting address of the spare area while addresses A₄ to A₇ are ignored. The Read1 command(00h/01h) is needed to move the pointer back to the main area. Figures 7 to 10 show typical sequence and timings for each read operation.

Sequential Row Read is available only on K9F1208X0C-P:

After the data of last column address is clocked out, the next page is automatically selected for sequential row read. Waiting $15\mu s$ again allows reading the selected page. The sequential row read operation is terminated by bringing \overline{CE} high. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare sixteen bytes of each page may be sequentially read. The Sequential Read 1 and 2 operation is allowed only within a block and after the last page of a block is readout, the sequential read operation must be terminated by bringing \overline{CE} high. When the page address moves onto the next block, read command and address must be given. Figures 9, 10 show typical sequence and timings for sequential row read operation.



Figure 7. Read1 Operation CLE On K9F1208X0C-P
CE must be held low during tR CE WE **ALE** R/B RE 00h Start Add.(4Cycle) Data Output(Sequential) I/O_{0~7} Ao ~ A7 & A9 ~ A25 (01h Command) (00h Command) 1) 1st half array 2st half array Main array Data Field Spare Field Data Field Spare Field

NOTE:

1) After data access on 2nd half array by 01h command, the start pointer is automatically moved to 1st half array (00h) at next cycle.






Figure 9. Sequential Row Read1 Operation (only for K9F1208X0C-P valid within a block)



The Sequential Read 1 and 2 operation is allowed only within a block and after the last page of a block is readout, the sequential read operation must be terminated by bringing $\overline{\text{CE}}$ high. When the page address moves onto the next block, read command and address must be given.

Figure 10. Sequential Row Read2 Operation (only for K9F1208X0C-P valid within a block)




PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte or consecutive bytes up to 528 byte, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 1 for main array and 2 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the four cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state control automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 11). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 11. Program Operation




BLOCK ERASE

The Erase operation is done on a block(16K Bytes) basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only address A14 to A26 is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of $\overline{\text{WE}}$ after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 8 details the sequence.

Figure 12. Block Erase Operation





BLOCK PROTECT

Each block is protected from programming and erasing, controlled by the protect flag written in a specified area in the block. Block Protect opreation is initiated by wirting 4xh-80h-10h to the command register along with four address cycles. Only address A_{14} to A_{26} is valid while A_{0} to A_{13} is fixed as 00h. The data must not be loaded. Once the Block Protect opreation starts, the Read Status Register command may be entered, with \overline{RE} and \overline{CE} low, to read the status register. The system controller can detect the completion of Page Program operation for protecting a block by monitoring the R/\overline{B} output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while Block Protect operation is in progress. But, if Reset command is inputted while Block Protect operation is in progress, the block will not be guaranteed whether it is protected or not. When the Page Program operation for protecting a block is completed, the Write Status Bit(I/O 0) may be checked(Figure 13). The command register remains in Read Status command mode until another valid command is written to the command register.

When programming is prohibited by 41h command, the protect flag and the data of protected block can be erased by Block Erase operation. Once erasing is prohibited by 42h/43h command, the protect flag and the data of protected block can not be erased. If 80h-10h is written to command register along with four address cycles at the program protected block or at the program/erase protected block, and if 60h-D0h is written to command register along with three address cycles at the program/erase protected block, the R/B pin changes to low for tR. The Block Protect operation must not be excuted on the aleady protected block. The Block Protect operation will be aborted by Reset command(FFh). The Block Protect operation can only be used from first block to 20ht block.

The device contains a Status Register which may be used to read out the state of the selected block. After writing 7Ah command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last(Figure 14). Refer to table 3 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it.

Three commands are provided to protect the block.

41h : Programming is prohibited 42h : Erasing is prohibited

43h: Both programming and erasing are prohibited

Figure 13. Block Protect Operation






Figure 14. Read Block Status




Table 3. Status Register Definition for 7Ah Command

I/O	I/O Status		finition
I/O 0	Programming Protect	Not protected : "0"	Protected: "1"
I/O 1	Erasing Protect	Not protected : "0"	Protected: "1"
I/O 2	Not use	Don't -cared	
I/O 3	Not Use	Don't -cared	
I/O 4	Not Use	Don't -cared	
I/O 5	Not Use	Don't -cared	
I/O 6	Device Operation	Busy: "0" Ready : "1"	
1/0 7	Write Protect	Protected : "0"	Not protect : "1"

NOTE

^{1.} I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed.

READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{RE}}$, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when $\overline{\text{R/B}}$ pins are common-wired. $\overline{\text{RE}}$ or $\overline{\text{CE}}$ does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

Table 4. Status Register Definition for 70h Command

I/O	Page Program	Block Erase	Read	D	efinition
I/O 0	Pass/Fail	Pass/Fail	Not use	Pass : "0"	Fail : "1"
I/O 1	Not use	Not use	Not use	Don't -cared	
I/O 2	Not use	Not use	Not use	Don't -cared	
I/O 3	Not Use	Not Use	Not Use	Don't -cared	
I/O 4	Not Use	Not Use	Not Use	Don't -cared	
I/O 5	Not Use	Not Use	Not Use	Don't -cared	
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0"	Ready: "1"
1/0 7	Write Protect	Write Protect	Write Protect	Protected : "0"	Not Protected : "1"


NOTE: 1. I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed.

.

Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Five read cycles sequentially output the manufacturer code(ECh), and the device code and 3rd, 4th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 15 shows the operation sequence.





Device	Device Code
K9F1208R0C	36h
K9F1208B0C	76h
K9F1208U0C	76h

RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when $\overline{\text{WP}}$ is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/ $\overline{\text{B}}$ pin changes to low for tRST after the Reset command is written. Refer to Figure 16 below.

Figure 16. RESET Operation




Table 5. Device Status

	After Power-up	After Reset
Operation mode	00h Command is latched	Waiting for next command



READY/BUSY

The device has a R/\overline{B} output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. Because pull-up resistor value is related to $tr(R/\overline{B})$ and current drain during busy(ibusy) , an appropriate value can be obtained with the following reference chart(Fig 17). Its value can be determined by the following guidance.








Figure 17. Rp vs tr ,tf & Rp vs ibusy

Rp value guidance

$$Rp(min, 1.8V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{1.85V}{3mA + \Sigma IL}$$

$$Rp(min, 2.7V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{2.5V}{3mA + \Sigma IL}$$

$$Rp(min, 3.3V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{3.2V}{8mA + \Sigma IL}$$


where IL is the sum of the input currents of all devices tied to the R/\overline{B} pin. Rp(max) is determined by maximum permissible limit of tr



Data Protection & Power-up sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 1.1V(1.8V device), 1.8V(2.7V device), 2V(3.3V device). $\overline{\text{WP}}$ pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum $100\mu s$ is required before internal circuit gets ready for any command sequences as shown in Figure 18. The two step command sequence for program/erase provides additional software protection.

Figure 18. AC Waveforms for Power Transition





WP AC Timing guide

Enabling WP during erase and program busy is prohibited. The erase and program operations are enabled and disabled as follows:

Figure A-1. Program Operation





Figure A-2. Erase Operation





This datasheet has been downloaded from:

www.EEworld.com.cn

Free Download
Daily Updated Database
100% Free Datasheet Search Site
100% Free IC Replacement Search Site
Convenient Electronic Dictionary
Fast Search System

www.EEworld.com.cn