

# FAST CMOS 18-BIT REGISTERED TRANSCEIVER

## IDT54/74FCT162501AT/CT/ET

## **FEATURES:**


- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps</li>
- Low input and output leakage ≤  $1\mu$  A (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch CERPACK packages
- Extended commercial range of -40°C to +85°C
- Balanced Output Drivers:
  - ±24mA (commercial)
  - ±16mA (military)
- Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at VCC = 5V, TA =  $25^{\circ}$ C

### **DESCRIPTION:**

The FCT162501AT/CT/ET 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB is the output enable for the B port. Data flow from the B port to the A port is similar but requires using  $\overline{\text{OEBA}}$ , LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT162501AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162501AT/CT/ET are plug-in replacements for the FCT16501AT/CT/ET and ABT16501 for on-board bus interface applications.

# **Functional Block Diagram**




TO 17 OTHER CHANNELS

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**AUGUST 1999** 

## **PIN CONFIGURATION**



SSOP/ TSSOP/ TVSOP/ CERPACK TOP VIEW

### **PIN DESCRIPTION**

Pin Names	Description			
OEAB	A-to-B Output Enable Input			
OEBA	B-to-A Output Enable Input (Active LOW)			
LEAB	A-to-B Latch Enable Input			
LEBA	B-to-A Latch Enable Input			
CLKAB	A-to-B Clock Input			
CLKBA	B-to-A Clock Input			
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs			
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs			

# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	٧
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

5v16-lin

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXXT Output and I/O terminals.
- 3. Output and I/O terminals for FCT162XXXT.

# **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

5v16-link

#### NOTE:

1. This parameter is measured at characterization but not tested.

# **FUNCTION TABLE**<sup>(1,4)</sup>

	Inputs								
OEAB	LEAB	CLKAB	Ах	Вх					
L	Χ	Χ	Х	Z					
Н	Н	Х	L	L					
Н	Н	Х	Н	Н					
Н	L	1	L	L					
Н	L	1	Н	Н					
Н	L	L	Х	B <sup>(2)</sup>					
Н	L	Н	Х	B <sup>(3)</sup>					

- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
- 4. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance
  - ↑ = LOW-to-HIGH Transition

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$ ; Military:  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$ 

Symbol	Parameter	Test C	Test Conditions <sup>(1)</sup>			Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Le	evel	2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Le	evel	_	_	0.8	V
Іін	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = VCC	_	_	±1	μA
	Input HIGH Current (I/O pins)(5)			_	_	±1	
lıL	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	_	_	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			_	_	±1	
lozн	High Impedance Output Current	Vcc = Max.	Vcc = Max. Vo = 2.7V		_	±1	μA
lozl	(3-State Output pins) <sup>(5)</sup>		Vo = 0.5V	_	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA	•	_	-0.7	-1.2	V
los	Short Circuit Current	$V_{CC} = Max., V_O = GND^{(3)}$		-80	-140	-250	mA
VH	Input Hysteresis		_		100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = Max.		_	5	500	μA
Іссн		VIN = GND or VCC					
Iccz							

5v16-link

## **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>			Тур. <sup>(2)</sup>	Max.	Unit	
IODL	Output LOW Current	VCC = 5V, VIN = VIH or VIL, V	$0 = 1.5V^{(3)}$	60	115	200	mA	
Іорн	Output HIGH Current	$VCC = 5V$ , $VIN = VIH or VIL$ , $VO = 1.5V^{(3)}$		-60	-115	-200	mA	
Vон	Output HIGH Voltage	Vcc = Min. IOH = -16mA MIL.		2.4	3.3	_	V	
		VIN = VIH or VIL	IOH = -24mA COM'L.					
Vol	Output LOW Voltage	Vcc = Min.	IOL = 16mA MIL.	_	0.3	0.55	V	
		VIN = VIH or VIL	IoL = 24mA COM'L					
	5v16-link							

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is  $\pm 5\mu A$  at TA = -55°C.

# **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Test Conditions <sup>(1)</sup>			Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$	_	_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs Open OEAB = OEBA = Vcc or GND OneInputToggling 50% Duty Cycle	VIN = VCC VIN = GND	_	75	120	μΑ/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fcp = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND	_	0.8	1.7	mA
		LEAB = GND One Bit Toggling fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	1.3	3.2	
		Vcc = Max., Outputs Open fcp = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND	_	3.8	6.5 <sup>(5)</sup>	
		LEAB = GND Eighteen Bits Toggling fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	8.5	20.8 <sup>(5)</sup>	

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - IC = ICC +  $\triangle$ ICC DHNT + ICCD (fCPNCP/2 + fiNi)
  - Icc = Quiescent Current (IccL, IccH and Iccz)
  - $\Delta$ Icc = Power Supply Current for a TTL High Input (Vin = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - NCP = Number of Clock Inputs at fcP
  - fi = Input Frequency
  - Ni = Number of Inputs at fi


# **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

				FCT162501AT		FCT162501CT				FCT162501ET						
				Co	m'l.	М	il.	Co	m'l.	М	il.	Coi	m'l.	М	il.	
Symbol	Parameter		Condition <sup>(1)</sup>	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Unit
fmax	CLKAB or CLKBA frequency	r(4)	CL = 50pF	_	150	_	150	_	150	_	150	_	150	_	_	MHz
tplh	Propagation Delay		$R_L = 500\Omega$	1.5	5.1	1.5	5.6	1.5	4.6	1.5	4.6	1.5	3.8	_	_	ns
tphl	Ax to Bx or Bx to Ax															
tPLH	Propagation Delay			1.5	5.6	1.5	6	1.5	5.3	1.5	5.6	1.5	4.2	_	_	ns
tphl	LEBA to Ax, LEAB to Bx															
tPLH	Propagation Delay			1.5	5.6	1.5	6	1.5	5.3	1.5	5.4	1.5	4.2	_	_	ns
tphl	CLKBA to Ax, CLKAB to Bx															
tpzh	Output Enable Time			1.5	6	1.5	6.4	1.5	5.6	1.5	6	1.5	4.8	_	_	ns
tPZL	OEBA to Ax, OEAB to Bx															
tphz	Output Disable Time			1.5	5.6	1.5	6	1.5	5.2	1.5	5.6	1.5	5.2	_	_	ns
tPLZ	OEBA to Ax, OEAB to Bx															
tsu	Set-up Time, HIGH or LOW			3	_	3	_	3	_	3	_	2.4	_	_	_	ns
	Ax to CLKAB, Bx to CLKBA															
tн	Hold Time HIGH or LOW			0	_	0	_	0	_	0	_	0	_	_	_	ns
	Ax to CLKAB, Bx to CLKBA															
tsu	Set-up Time HIGH or LOW	Clock LOW		3	_	3	_	3	_	3	_	2	_	_	_	ns
	Ax to LEAB, Bx to LEBA	Clock HIGH		1.5	_	1.5	ı	1.5	_	1.5	ı	1.5	_	_	ı	ns
tн	Hold Time, HIGH or LOW			1.5	_	1.5		1.5	_	1.5		0.5	_	_		ns
	Ax to LEAB, Bx to LEBA															
tw	LEAB or LEBA Pulse Width HIGH <sup>(4)</sup>			3	_	3	_	3	_	3	_	3	_		_	ns
tw	CLKAB or CLKBA Pulse Wid	Ith HIGH or LOW <sup>(4)</sup>		3	_	3		3	_	3	-	3	_			ns
tsk(o)	Output Skew <sup>(3)</sup>			_	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	_	ns


- 1. See test circuits and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- 4. This parameter is guaranteed but not tested.

# **TEST CIRCUITS AND WAVEFORMS**


## **TEST CIRCUITS FOR ALL OUTPUTS**



# **SET-UP, HOLD, AND RELEASE TIMES**



## PROPAGATION DELAY



# **SWITCH POSITION**


Test	Switch
Open Drain	
Disable Low	Closed
Enable Low	
All Other Tests	Open
	5v16-link

#### **DEFINITIONS:**


CL = Load capacitance: includes jig and probe capacitance.

 $R\tau$  = Termination resistance: should be equal to  $Zou\tau$  of the Pulse Generator.

### **PULSE WIDTH**




## **ENABLE AND DISABLE TIMES**



- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

# **ORDERING INFORMATION**





*CORPORATE HEADQUARTERS* 2975 Stender Way

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674

www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.