

FAST CMOS 16-BIT REGISTER (3-STATE)

IDT54/74FCT16374T/AT/CT/ET IDT54/74FCT162374T/AT/CT/ET

FEATURES:

· Common features:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤1μA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
- Extended commercial range of -40°C to +85°C
- $VCC = 5V \pm 10\%$

• Features for FCT16374T/AT/CT/ET:

- High drive outputs (-32mA IOH, 64mA IOL)
- Power off disable outputs permit "live insertion"
- Typical Volp (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C

• Features for FCT162374T/AT/CT/ET:

- Balanced Output Drivers: ±24mA (commercial), ±16mA (military)
- Reduced system switching noise
- Typical Volp (Output Ground Bounce) < 0.6V at Vcc = 5V.TA = 25°C


DESCRIPTION:


The FCT16374T/AT/CT/ET and FCT162374T/AT/CT/ET 16-bit edge-triggered D-type registers are built using advanced dual metal CMOS technology. These high-speed, low-power registers are ideal for use as buffer registers for data synchronization and storage. The Output Enable ($x\overline{OE}$) and clock (xCLK) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16374T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The FCT162374T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162374T/AT/CT/ET are plug-in replacements for the FCT16374T/AT/CT/ET and ABT16374 for on-board bus interface applications.

FUNCTIONAL BLOCK DIAGRAM






The IDT logo is a registered trademark of Integrated Device Technology, Inc

FEBRUARY 1997

2542 drw 01

PIN CONFIGURATIONS



PIN DESCRIPTION

Pin Names	Description				
xDx Data Inputs					
xCLK	Clock Inputs				
xOx	3-State Outputs.				
хŌЕ	3-State Output Enable Input (Active LOW)				

2542 tbl 01

FUNCTION TABLE(1)

			Outputs	
Function	xDx	xCLK	xŌĒ	хОх
Hi-Z	Х	L	Н	Z
	Х	Н	Н	Z
Load	L	↑	L	٦
Register	Н	↑	L	Н
	L	↑	Н	Z
	Н	1	Н	Z

NOTE:

2542 tbl 02

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High Impedance
 - ↑ = LOW-to-HIGH Transition

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
VTERM(3)	Terminal Voltage with Respect to	−0.5 to	٧
	GND	Vcc +0.5	
Tstg	Storage Temperature	-65 to +150	ů
lout	DC Output Current	-60 to +120	mA

NOTES:

2542 Ink 0

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXXT Output and I/O terminals.
- 3. Output and I/O terminals for FCT162XXXT.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6.0	pF
Ci/O	I/O Capacitance	Vout = 0V	3.5	8.0	pF

NOTE:

2542 lnk 04

^{1.} This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40° C to $+85^{\circ}$ C, VCC = $5.0V \pm 10\%$; Military: TA = -55° C to $+125^{\circ}$ C, VCC = $5.0V \pm 10\%$

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH	l Level	2.0	_	_	٧
VIL	Input LOW Level	Guaranteed Logic LOW	/ Level		_	0.8	٧
Іін	Input HIGH Current (Input pins) ⁽⁵⁾	Vcc = Max.	VI = VCC	T -	_	±1	μΑ
	Input HIGH Current (I/O pins) ⁽⁵⁾				_	±1	
lıL	Input LOW Current (Input pins) ⁽⁵⁾		VI = GND		_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾				_	±1	
lozh	High Impedance Output Current	Vcc = Max.	Vo = 2.7V		_	±1	μΑ
lozL	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V		_	±1	
Vık	Clamp Diode Voltage	Vcc = Min., IIN = -18m	A		-0.7	-1.2	٧
los	Short Circuit Current	Vcc = Max., Vo = GND)(3)	-80	-140	-250	mA
VH	Input Hysteresis	-	_		100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., Vin = GND	or Vcc		5	500	μA
Iссн Iссz							OE 40 lml: OE

2542 Ink 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16374T

Symbol	Parameter	Test Conditions ⁽¹⁾			Typ. ⁽²⁾	Max.	Unit
lo	Output Drive Current	Vcc = Max., Vo = 2.5V	(3)	- 50	_	-180	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -3mA	2.5	3.5	_	٧
		VIN = VIH or VIL	IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5		٧
			IOH = -24mA MIL. IOH = -32mA COM'L. ⁽⁴⁾	2.0	3.0		٧
Vol	Output LOW Voltage	VCC = Min. IOL = 48mA MIL. VIN = VIH or VIL IOL = 64mA COM'L.		_	0.2	0.55	٧
loff	Input/Output Power Off Leakage ⁽⁵⁾	VCC = 0V, VIN or VO ≤	4.5V	_	_	±1	μΑ

2542 lnk 06

OUTPUT DRIVE CHARACTERISTICS FOR FCT162374T

Symbol	Parameter	Test Cor	Min.	Typ. ⁽²⁾	Max.	Unit	
IODL	Output LOW Current	VCC = 5V, VIN = VIH or V	VIL, VOUT = 1.5V ⁽³⁾	60	115	200	mA
lodh	Output HIGH Current	VCC = 5V, VIN = VIH or	VIL, VOUT = 1.5V ⁽³⁾	-60	-115	-200	mA
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -16mA MIL.	2.4	3.3	_	V
		VIN = VIH or VIL	IOH = -24mA COM'L.				
Vol	Output LOW Voltage	Vcc = Min.	IOL = 16mA MIL.	_	0.3	0.55	٧
		VIN = VIH or VIL	IOL = 24mA COM'L.				

NOTES: 2542 Ink 07

5.8

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, $+25^{\circ}C$ ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is \pm 5 μ A at Ta = -55°C.

4

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Con	ditions ⁽¹⁾	Min.	Typ.(2)	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle	Vin = Vcc Vin = GND		60	100	μ A / MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle xOE = GND fi = 5MHz	VIN = VCC VIN = GND VIN = 3.4V VIN = GND	_	1.1	3.0	mA
		II = 5M⊓2 50% Duty Cycle One Bit Toggling	VIN = GIND				
		Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	3.0	5.5 ⁽⁵⁾	
		xOE = GND Sixteen Bits Toggling fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	7.5	19.0 ⁽⁵⁾	

NOTES: 2542 tbl 08

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at VCC = 5.0V, $+25^{\circ}C$ ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $\label{eq:lcd} \mbox{IC} = \mbox{ICC} + \Delta \mbox{ICC} \mbox{ DHNT} + \mbox{ICCD} \mbox{ (fcPNcP/2 + fiNi)}$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - $\Delta \text{ICC} = \text{Power Supply Current for a TTL High Input (Vin = 3.4V)}$
 - DH = Duty Cycle for TTL Inputs High
 - N⊤ = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fCP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			F	CT16374	T/162374	Т	FC	T16374A	T/162374	AT	
			Co	m'l.	М	il.	Coi	m'l.	М	lil.]
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay xCLK to xOx	CL = 50pF RL = 500Ω	2.0	10.0	2.0	11.0	2.0	6.5	2.0	7.2	ns
tPZH tPZL	Output Enable Time		1.5	12.5	1.5	14.0	1.5	6.5	1.5	7.5	ns
tPHZ tPLZ	Output Disable Time		1.5	8.0	1.5	8.0	1.5	5.5	1.5	6.5	ns
tsu	Set-up Time HIGH or LOW, xDx to xCLK		2.0		2.0	_	2.0		2.0	_	ns
tH	Hold Time HIGH or LOW, xDx to xCLK		1.5	_	1.5	_	1.5	_	1.5	_	ns
tw	xCLK Pulse Width HIGH or LOW		7.0	_	7.0	_	5.0	_	6.0	_	ns
tsk(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	_	0.5	_	0.5	ns

			FC	T16374C	T/1623740	СТ	FC	T16374E	T/162374	ET	
			Co	m'l.	М	iil.	Coi	m'l.	М	lil.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay xCLK to xOx	CL = 50pF RL = 500Ω	2.0	5.2	2.0	6.2	1.5	3.7	_		ns
tPZH tPZL	Output Enable Time		1.5	5.5	1.5	6.2	1.5	4.4	_		ns
tPHZ tPLZ	Output Disable Time		1.5	5.0	1.5	5.7	1.5	3.6	_	_	ns
tsu	Set-up Time HIGH or LOW, xDx to xCLK		2.0		2.0	_	1.5		_	_	ns
tH	Hold Time HIGH or LOW, xDx to xCLK		1.5	_	1.5	_	0.0	_	_	_	ns
tw	xCLK Pulse Width HIGH or LOW		5.0		6.0		3.0 ⁽⁴⁾		_	_	ns
tsk(o)	Output Skew ⁽³⁾			0.5	_	0.5	_	0.5			ns

NOTES:

1. See test circuit and waveforms.


2. Minimum limits are guaranteed but not tested on Propagation Delays.

Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
 This limit is guaranteed but not tested.

5.8 6

2542 tbl 09

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

2542 lnk 10


CL= Load capacitance: includes jig and probe capacitance.

RT= Termination resistance: should be equal to ZouT of the Pulse Generator


SET-UP, HOLD AND RELEASE TIMES



PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES





 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH

2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns

ORDERING INFORMATION



2542 drw 10

5.8