



86459501 1/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE



- 注1. CMOS、TTLの型番 74、抵抗の単位Ω、コンデンサの単位(μ)F/Vは省略
 2. 指定のない抵抗の容量は1/10W
 3. 指定のないコンデンサはセラミックコンデンサで耐圧25V
 4. 通信を使用しないソフトでは、14C、11F、R55～R60は未実装
 5. -□□-は、-□□□-、-□□-は、-□□□-の略

DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水 '94.9.30			小 '94.9.30		SYSTEM 11
					MOTHER PCB 回路図








NAMCO LIMITED
TOKYO JAPAN

DRAW NO. 86459501 1/8

86459501 2/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE

A



△	
△	
△	

DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水 '94.9.30			小 '94.9.30		SYSTEM 11
					MOTHER PCB 回路図
NAMCO LIMITED TOKYO JAPAN					DRAW NO. 86459501 2/8



1

2

3


4

5


86459501 3/8



A




A




4


NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE
					SA(0-23)




5



7



8



9

DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水 '94.9.30			小 '94.9.30		SYSTEM 11
					MOTHER PCB 回路図
					NAMCO LIMITED TOKYO JAPAN

DRAW NO. 86459501 3/8

△
△
△

1

2

3

4

5


6

86459501 4/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE


A

A




B

B




C

C



86459501 5/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE



DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水 '94.9.30			小 '94.9.30	×	SYSTEM 11
MOTHER PCB 回路図					
NAMCO LIMITED TOKYO JAPAN					86459501 5/8


86459501 6/8



NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE

A

PA(0-23)




B

CPUA(0-23)

CPUD(0-15)


PD(0-15)

C



D

注1. R46, R48, VOL1は、3.4V調整用のため未実装
2. R47, R49は抵抗値許容差1%以内のものを使用



DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水 '94.9.30			小 '94.9.30		SYSTEM 11
					MOTHER PCB 回路図
					NAMCO LIMITED TOKYO JAPAN

86459501 6/8

86459501 7/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE

A

CPUA(0-23)









B

BA(0-7)

C

D

D



CPUD(0-15)


△
△
△



DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水 '94.9.30			小 '94.9.30	X	SYSTEM 11
					MOTHER PCB 回路図
					DRAW NO. NAMCO LIMITED TOKYO JAPAN 86459501 7/8

86459501 8/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE



注1. JP3、JP6、JP7は0Ω抵抗

フラッシュROM 2K、2F、2L、2J	1R (LS74)	JP3	JP6	JP7	R5~R10
実装時	X	O	O	X	X
未実装時	O	X	X	O	O

ただし、O:実装、X:未実装



DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			小 94.9.30	X	SYSTEM 11
94.9.30					MOTHER PCB 回路図
NAMCO LIMITED TOKYO JAPAN				DRAW NO.	86459501 8/8