

# FAST CMOS 16-BIT REGISTER (3-STATE)

## IDT74FCT162374AT/CT/ET

#### **FFATURFS**:


- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps</li>
- Low input and output leakage ≤1µA (max.)
- Vcc = 5V ±10%
- · Balanced Output Drivers: ±24mA
- · Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C
- · Available in SSOP, TSSOP, and TVSOP packages


## **DESCRIPTION:**

The FCT162374T 16-bit edge-triggered D-type registers are built using advanced dual metal CMOS technology. These high-speed, low-power registers are ideal for use as buffer registers for data synchronization and storage. The Output Enable ( $\overline{\text{NOE}}$ ) and clock (xCLK) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT162374T has balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162374T are plug-in replacements for the FCT16374T and ABT16374 for on-board bus interface applications.


## FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## **PIN CONFIGURATION**



SSOP/ TSSOP/ TVSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit	
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	–0.5 to 7	V	
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V	
Tstg	Storage Temperature	-65 to +150	°C	
Іоит	DC Output Current	-60 to 120	-60 to 120 mA	

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXX Output and I/O terminals.
- 3. Output and I/O terminals terminals for FCT162XXX.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

#### NOTE:

1. This parameter is measured at characterization but not tested.

## **PIN DESCRIPTION**

Pin Names	Description			
хDх	Data Inputs			
xCLK	Clock Inputs			
хОх	3-State Outputs			
xŌĒ	3-State Outputs Enable Input (Active LOW)			

## FUNCTION TABLE(1)

		Outputs		
Function	хDх	хŌЕ	хОх	
Hi-Z	Х	L	Н	Z
	Х	Н	Н	Z
Load	L	<b>↑</b>	L	L
Register	Н	<b>↑</b>	L	Н
	L	<b>↑</b>	Н	Z
	Н	<b>↑</b>	Н	Z

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance
  - ↑ = LOW-to-HIGH transition

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
lih	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	Vcc = Max. VI = Vcc		_	±1	μΑ
	Input HIGH Current (I/O pins) <sup>(5)</sup>			_	_	±1	
lıL	Input LOW Current (Input pins)(5)		VI = GND	_	_	±1	
	Input LOW Current (I/O pins)(5)			_	_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vcc = Max. Vo = 2.7V		_	±1	μΑ
lozL	(3-State Output pins) <sup>(5)</sup>		Vo = 0.5V	_	_	±1	
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18mA		_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-80	-140	-250	mA
VH	Input Hysteresis	_		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	5	500	μΑ

## **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	VCC = 5V, $VIN = VIH or VIL$ , $VO = 1.5V(3)$		60	115	200	mA
IODH	Output HIGH Current	VCC = 5V, VIN = VIH or VIL,	$VCC = 5V$ , $VIN = VIH \text{ or } VIL$ , $VO = 1.5V^{(3)}$		<b>–115</b>	-200	mA
Vон	Output HIGH Voltage	Vcc = Min	IOH = -24mA	2.4	3.3	_	V
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min	IoL = 24mA	_	0.3	0.55	V
		VIN = VIH or VIL					1

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is  $\pm 5\mu A$  at TA =  $-55^{\circ}C$ .

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open xOE = GND One Input Togging 50% Duty Cycle	VIN = VCC VIN = GND		60	100	μΑ/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fcp = 10MHz	VIN = VCC VIN = GND	_	0.6	1.5	mA
		50% Duty Cycle xOE = GND fi = 5MHz 50% Duty Cycle One Bit Toggling	VIN = 3.4V VIN = GND	_	1.1	3	
		Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	3	5.5 <sup>(5)</sup>	
		xOE = GND Sixteen BitsTogging fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	7.5	19 <sup>(5)</sup>	


- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICC DHNT + ICCD (fcpNcp/2 + fiNi)$
  - Icc = Quiescent Current (IccL, IccH and Iccz)
  - ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - NCP = Number of Clock Inputs at fcP
  - fi = Input Frequency
  - Ni = Number of Inputs at fi

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE


			74FCT	162374T	74FCT	162374CT	74FCT1	62374ET	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
<b>t</b> PLH	Propagation Delay	CL = 50pF	2	6.5	2	5.2	1.5	3.7	ns
<b>t</b> PHL	xCLK to xOx	$RL = 500\Omega$							
tpzh	Output Enable Time		1.5	6.5	1.5	5.5	1.5	4.4	ns
tpzl									
tphz	Output Disable Time		1.5	5.5	1.5	5	1.5	3.6	ns
tplz									
tsu	Set-up Time HIGH or LOW, xDx to xCLK		2	_	2	ı	1.5	-	ns
<b>t</b> H	Hold Time HIGH or LOW, xDx to xCLK		1.5	_	1.5	ı	0	-	ns
tw	xCLK Pulse Width HIGH or LOW		5	_	5	ı	3 <sup>(4)</sup>	-	ns
tSK(o)	Output Skew <sup>(3)</sup>		_	0.5	_	0.5	_	0.5	ns

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- 4. This limit is guaranteed but not tested.


## TEST CIRCUITS AND WAVEFORMS



Test Circuit for All Outputs



Set-up, Hold and Release Times




Propagation Delay


## **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### **DEFINITIONS:**

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZouT of the Pulse Generator.






Enable and Disable Times

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

## ORDERING INFORMATION



#### **DATA SHEET DOCUMENT HISTORY**

3/26/2002 Removed standard speed grade

6/21/2002 Updated according to PDNs Logic-00-07 and Logic-01-04



**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459