

# MOS INTEGRATED CIRCUIT

## $\mu$ PD42S4400, 424400

### 4 M-BIT DYNAMIC RAM 1 M-WORD BY 4-BIT, FAST PAGE MODE

#### Description

The  $\mu$ PD42S4400, 424400 are 1,048,576 words by 4 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the  $\mu$ PD42S4400 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

These are packaged in 26-pin plastic TSOP(II) and 26-pin plastic SOJ.

#### Features

- 1,048,576 words by 4 bits organization
- Fast page mode
- Fast access and cycle time
- Single +5.0 V  $\pm$  10 % power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
$\mu$ PD42S4400-60, 424400-60	495 mW	60 ns	120 ns	40 ns
$\mu$ PD42S4400-70, 424400-70	440 mW	70 ns	140 ns	45 ns
$\mu$ PD424400-80	440 mW	80 ns	160 ns	50 ns
$\mu$ PD424400-10	440 mW	100 ns	190 ns	60 ns

★  
★  
★

- The  $\mu$ PD42S4400 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S4400	1,024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.825 mW (CMOS level input)
$\mu$ PD424400	1,024 cycles/16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)

- Multiplexed address inputs ..... Row address: A0 - A9, Column address: A0 - A9


The information in this document is subject to change without notice.

## Ordering Information


Part number	Access time (MAX.)	Package	Refresh
$\mu$ PD42S4400GS-60-9JD	60 ns	26-pin plastic TSOP (11) (300 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh
$\mu$ PD42S4400GS-70-9JD	70 ns		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\mu$ PD42S4400LA-60	60 ns	26-pin plastic SOJ (300 mil)	$\overline{\text{RAS}}$ only refresh
$\mu$ PD42S4400LA-70	70 ns		Hidden refresh
$\mu$ PD424400GS-60-9JD	60 ns	26-pin plastic TSOP (11) (300 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\mu$ PD424400GS-70-9JD	70 ns		$\overline{\text{RAS}}$ only refresh
$\mu$ PD424400GS-80-9JD	80 ns		Hidden refresh
$\mu$ PD424400GS-10-9JD	100 ns		
$\mu$ PD424400LA-60	60 ns	26-pin plastic SOJ (300 mil)	
$\mu$ PD424400LA-70	70 ns		
$\mu$ PD424400LA-80	80 ns		
$\mu$ PD424400LA-10	100 ns		

# Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



A0 to A9 : Address Inputs  
 I/O1 to I/O4 : Data Inputs/Outputs  
 $\overline{RAS}$  : Row Address Strobe  
 $\overline{CAS}$  : Column Address Strobe  
 $\overline{WE}$  : Write Enable  
 $\overline{OE}$  : Output Enable  
 V<sub>CC</sub> : Power Supply  
 GND : Ground

# Block Diagram



**Input/Output Pin Functions**

The  $\mu$ PD42S4400, 424400 have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , A0 to A9 and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	<p><math>\overline{\text{RAS}}</math> activates the sense amplifier by latching a row address and selecting a corresponding word line.</p> <p>It refreshes memory cell array of one line selected by the row address.</p> <p>It also selects the following function.</p> <ul style="list-style-type: none"> <li>• <math>\overline{\text{CAS}}</math> before <math>\overline{\text{RAS}}</math> refresh</li> </ul>
$\overline{\text{CAS}}$ (Column address strobe)	Input	<p><math>\overline{\text{CAS}}</math> activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.</p>
A0 to A9 (Address inputs)	Input	<p>Address bus.</p> <p>Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method).</p> <p>Therefore, one word is selected from 1,048,576-word by 4-bit memory cell array.</p> <p>In actual operation, latch row address by specifying row address and activating <math>\overline{\text{RAS}}</math>.</p> <p>Then, switch the address bus to column address and activate <math>\overline{\text{CAS}}</math>.</p> <p>Each address is taken into the device when <math>\overline{\text{RAS}}</math> and <math>\overline{\text{CAS}}</math> are activated.</p> <p>Therefore, the address input setup time (<math>t_{\text{ASR}}</math>, <math>t_{\text{ASC}}</math>) and hold time (<math>t_{\text{RAH}}</math>, <math>t_{\text{CAH}}</math>) are specified for the activation of <math>\overline{\text{RAS}}</math> and <math>\overline{\text{CAS}}</math>.</p>
$\overline{\text{WE}}$ (Write enable)	Input	<p>Write control signal.</p> <p>Write operation is executed by activating <math>\overline{\text{RAS}}</math>, <math>\overline{\text{CAS}}</math> and <math>\overline{\text{WE}}</math>.</p>
$\overline{\text{OE}}$ (Output enable)	Input	<p>Read control signal.</p> <p>Read operation can be executed by activating <math>\overline{\text{RAS}}</math>, <math>\overline{\text{CAS}}</math> and <math>\overline{\text{OE}}</math>.</p> <p>If <math>\overline{\text{WE}}</math> is activated during read operation, <math>\overline{\text{OE}}</math> is to be ineffective in the device.</p> <p>Therefore, read operation cannot be executed.</p>
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	<p>4-bit data bus.</p> <p>I/O1 to I/O4 are used to input/output data.</p>

## Electrical Specifications

- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC(MIN.)}$ ), wait more than 100  $\mu s$  ( $\overline{RAS}$ ,  $\overline{CAS}$  inactive) and then, execute eight  $\overline{CAS}$  before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	$^{\circ}C$
Storage temperature	$T_{stg}$		-55 to +125	$^{\circ}C$

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	$^{\circ}C$

## Capacitance ( $T_A = 25^{\circ}C$ , $f = 1$ MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

## DC Characteristics (Recommended operating conditions unless otherwise noted)

★

Parameter		Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current		I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		90	mA	1, 2, 3
				$t_{\text{RAC}} = 70 \text{ ns}$		80		
				$t_{\text{RAC}} = 80 \text{ ns}$		80		
				$t_{\text{RAC}} = 100 \text{ ns}$		80		
Standby current	$\mu\text{PD42S4400}$	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_o = 0 \text{ mA}$			2.0	mA	
	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$				0.15			
	$\mu\text{PD424400}$		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_o = 0 \text{ mA}$			2.0		
	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$				1.0			
$\overline{\text{RAS}}$ only refresh current		I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}$ $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		90	mA	1, 2, 3, 4
				$t_{\text{RAC}} = 70 \text{ ns}$		80		
				$t_{\text{RAC}} = 80 \text{ ns}$		80		
				$t_{\text{RAC}} = 100 \text{ ns}$		80		
Operating current (Fast page mode)		I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL (MAX.)}}, \overline{\text{CAS}}$ cycling $t_{\text{PC}} = t_{\text{PC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		70	mA	1, 2, 5
				$t_{\text{RAC}} = 70 \text{ ns}$		60		
				$t_{\text{RAC}} = 80 \text{ ns}$		60		
				$t_{\text{RAC}} = 100 \text{ ns}$		60		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I <sub>CC5</sub>	$\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		90	mA	1, 2
				$t_{\text{RAC}} = 70 \text{ ns}$		80		
				$t_{\text{RAC}} = 80 \text{ ns}$		80		
				$t_{\text{RAC}} = 100 \text{ ns}$		80		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (1,024 cycles / 128 ms, only for the $\mu\text{PD42S4400}$ )		I <sub>CC6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh : $t_{\text{RC}} = 125.0 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ : $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH (MAX.)}}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$  Standby : $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : $V_{\text{IH}}$ or $V_{\text{IL}}$ $\overline{\text{WE}}, \overline{\text{OE}}: V_{\text{IH}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAS}} \leq 200 \text{ ns}$		200	$\mu\text{A}$	1, 2
				$t_{\text{RAS}} \leq 1 \mu\text{s}$		300	$\mu\text{A}$	1, 2
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current (only for the $\mu\text{PD42S4400}$ )		I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ : $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH (MAX.)}}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$  $I_o = 0 \text{ mA}$			150	$\mu\text{A}$	2
Input leakage current		I <sub>I (L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10		$\mu\text{A}$	
Output leakage current		I <sub>O (L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10		$\mu\text{A}$	
High level output voltage		V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4			V	
Low level output voltage		V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$			0.4	V	

**Notes** 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> and I<sub>CC6</sub> depend on cycle rates ( $t_{\text{RC}}$  and  $t_{\text{PC}}$ ).


2. Specified values are obtained with outputs unloaded.

3.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL(MAX.)}$  and  $\overline{CAS} \geq V_{IH(MIN.)}$ .
4.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
5.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.




**AC Characteristics (Recommended Operating Conditions unless otherwise noted)****AC Characteristics Test Conditions**


## (1) Input timing specification



## (2) Output timing specification



## (3) Output load condition

**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	$t_{RAC} = 60\text{ ns}$		$t_{RAC} = 70\text{ ns}$		$t_{RAC} = 80\text{ ns}$		$t_{RAC} = 100\text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	$t_{RC}$	110	—	130	—	160	—	190	—	ns	
$\overline{RAS}$ precharge time	$t_{RP}$	40	—	50	—	70	—	80	—	ns	
$\overline{CAS}$ precharge time	$t_{CPN}$	10	—	10	—	10	—	10	—	ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	60	10,000	70	10,000	80	10,000	100	10,000	ns	1
$\overline{CAS}$ pulse width	$t_{CAS}$	15	10,000	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	15	—	20	—	20	—	25	—	ns	
$\overline{CAS}$ hold time	$t_{CSH}$	60	—	70	—	80	—	100	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	45	20	50	25	60	25	75	ns	2
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	30	15	35	17	40	17	50	ns	2
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	10	—	10	—	10	—	10	—	ns	3
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	12	—	12	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	15	—	15	—	20	—	ns	
$\overline{OE}$ lead time referenced to $\overline{RAS}$	$t_{OES}$	0	—	0	—	0	—	0	—	ns	
$\overline{CAS}$ to data setup time	$t_{CLZ}$	0	—	0	—	0	—	0	—	ns	
$\overline{OE}$ to data setup time	$t_{OLZ}$	0	—	0	—	0	—	0	—	ns	
$\overline{OE}$ to data delay time	$t_{OED}$	15	—	15	—	20	—	25	—	ns	
Transition time (rise and fall)	$t_r$	3	50	3	50	3	50	3	50	ns	
Refresh time	$\mu$ PD42S4400	$t_{REF}$	—	128	—	128	—	—	—	ms	4
	$\mu$ PD424400		—	16	—	16	—	16	—	ms	

- ★ **Notes** 1. In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles,  $t_{\text{RAS}}(\text{MAX.})$  is 100  $\mu\text{s}$ . If 10  $\mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$ ,  $\overline{\text{RAS}}$  precharge time for  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh ( $t_{\text{RPS}}$ ) is applied.
2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

3.  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.
4. This specification is applied only to the  $\mu$ PD42S4400-60, 42S4400-70.

### Read Cycle

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		$t_{\text{RAC}} = 80 \text{ ns}$		$t_{\text{RAC}} = 100 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	—	100	ns	1
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	20	—	20	—	25	ns	1
Access time from column address	$t_{\text{AA}}$	—	30	—	35	—	40	—	50	ns	1
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	—	15	—	20	—	20	—	25	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	30	—	35	—	40	—	50	—	ns	
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	0	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	10	—	10	—	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	0	—	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	15	0	15	0	20	0	25	ns	3
Output buffer turn-off delay time from $\overline{\text{CAS}}$	$t_{\text{OFF}}$	0	15	0	15	0	20	0	25	ns	3

- Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
3.  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		t <sub>RAC</sub> = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ hold time referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	15	—	15	—	15	—	20	—	ns	1
$\overline{\text{WE}}$ pulse width	t <sub>WP</sub>	10	—	10	—	15	—	20	—	ns	1
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	15	—	20	—	20	—	25	—	ns	
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	15	—	15	—	15	—	20	—	ns	
$\overline{\text{WE}}$ setup time	t <sub>WCS</sub>	0	—	0	—	0	—	0	—	ns	2
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	0	—	0	—	0	—	0	—	ns	
Data-in setup time	t <sub>DS</sub>	0	—	0	—	0	—	0	—	ns	3
Data-in hold time	t <sub>DH</sub>	15	—	15	—	15	—	20	—	ns	3

- Notes**
1. t<sub>WP</sub>(MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH</sub>(MIN.) should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS</sub>(MIN.) and t<sub>DH</sub>(MIN.) are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		t <sub>RAC</sub> = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t <sub>RWC</sub>	150	—	175	—	210	—	250	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t <sub>RWD</sub>	80	—	90	—	105	—	130	—	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t <sub>CWD</sub>	35	—	40	—	45	—	55	—	ns	1
Column address to $\overline{\text{WE}}$ delay time	t <sub>AWD</sub>	50	—	55	—	65	—	80	—	ns	1

- Note**
1. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub>(MIN.), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(MIN.), t<sub>AWD</sub> ≥ t<sub>AWD</sub>(MIN.) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub>(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

★

## Fast Page Mode

Parameter	Symbol	$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		$t_{RAC} = 80 \text{ ns}$		$t_{RAC} = 100 \text{ ns}$		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	$t_{PC}$	40	—	45	—	50	—	60	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	$t_{ACP}$	—	35	—	40	—	45	—	55	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RASP}$	60	125,000	70	125,000	80	125,000	100	125,000	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CP}$	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	$t_{RHCP}$	35	—	40	—	45	—	55	—	ns	
Read modify write cycle time	$t_{PRWC}$	80	—	85	—	95	—	115	—	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	$t_{CPWD}$	55	—	60	—	70	—	85	—	ns	1


**Note 1.** If  $twcs \geq twcs(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $trwd \geq trwd(\text{MIN.})$ ,  $tcwd \geq tcwd(\text{MIN.})$ ,  $tawd \geq tawd(\text{MIN.})$  and  $tcpwd \geq tcpwd(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Refresh Cycle


Parameter	Symbol	$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		$t_{RAC} = 80 \text{ ns}$		$t_{RAC} = 100 \text{ ns}$		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	$t_{CSR}$	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	10	—	10	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	$t_{RPC}$	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	$t_{RASS}$	100	—	100	—	—	—	—	—	$\mu\text{s}$	1
$\overline{\text{RAS}}$ precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	$t_{RPS}$	110	—	130	—	—	—	—	—	ns	1
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	$t_{CHS}$	—50	—	—50	—	—	—	—	—	ns	1
$\overline{\text{WE}}$ setup time	$t_{WSR}$	0	—	0	—	10	—	10	—	ns	
$\overline{\text{WE}}$ hold time	$t_{WHR}$	10	—	10	—	15	—	20	—	ns	

**Note 1.** This specification is applied only to the  $\mu$ PD42S4400-60, 42S4400-70.

## Read Cycle




# Early Write Cycle




**Remark**  $\overline{OE}$ : Don't care

# Late Write Cycle



# Read Modify Write Cycle






The diagram illustrates the timing relationships for a 256K16 DRAM. The signals shown are RAS, CAS, Address, WE, OE, and I/O. The timing parameters are defined as follows:

- RAS:**  $t_{RAS}$  (RAS access time),  $t_{RHP}$  (RAS hold time),  $t_{RP}$  (RAS precharge time).
- CAS:**  $t_{CSH}$  (CAS setup time),  $t_{CP}$  (CAS precharge time),  $t_{RSH}$  (CAS hold time),  $t_{CPN}$  (CAS precharge time).
- Address:**  $t_{ASR}$  (Address setup time),  $t_{RAH}$  (Address hold time),  $t_{ASC}$  (Address setup time),  $t_{CAH}$  (Address hold time),  $t_{ASC}$  (Address setup time),  $t_{CAH}$  (Address hold time),  $t_{ASC}$  (Address setup time),  $t_{CAH}$  (Address hold time).
- WE:**  $t_{RCS}$  (Write enable setup time),  $t_{RCH}$  (Write enable hold time),  $t_{RCS}$  (Write enable setup time),  $t_{RCH}$  (Write enable hold time),  $t_{RCS}$  (Write enable setup time),  $t_{RCH}$  (Write enable hold time).
- OE:**  $t_{OEA}$  (Output enable access time),  $t_{OLZ}$  (Output enable low impedance time),  $t_{OEA}$  (Output enable access time),  $t_{OLZ}$  (Output enable low impedance time),  $t_{OEA}$  (Output enable access time),  $t_{OLZ}$  (Output enable low impedance time).
- I/O:**  $t_{I/O}$  (Data input/output time),  $t_{I/O}$  (Data input/output time),  $t_{I/O}$  (Data input/output time),  $t_{I/O}$  (Data input/output time).

17


# Fast Page Mode Early Write Cycle



**Remarks** 1.  $\overline{\text{OE}}$ : Don't care

2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

### Fast Page Mode Late Write Cycle




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

[illegible]

20

**CAS Before RAS Self Refresh Cycle (Only for the μPD42S4400)**



**Remark** Address,  $\overline{OE}$ : Don't care I/O: Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**

$\overline{CAS}$  before  $\overline{RAS}$  self refresh can be used independently when used in combination with distributed  $\overline{CAS}$  before  $\overline{RAS}$  long refresh; However, when used in combination with burst  $\overline{CAS}$  before  $\overline{RAS}$  long refresh or with long  $\overline{RAS}$  only refresh (both distributed and burst), the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**

When  $\overline{CAS}$  before  $\overline{RAS}$  self refresh and burst  $\overline{CAS}$  before  $\overline{RAS}$  long refresh are used in combination, please perform  $\overline{CAS}$  before  $\overline{RAS}$  refresh 1,024 times within a 16 ms interval just before and after setting  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.

**(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**

When  $\overline{CAS}$  before  $\overline{RAS}$  self refresh and  $\overline{RAS}$  only refresh are used in combination, please perform  $\overline{RAS}$  only refresh 1,024 times within a 16 ms interval just before and after setting  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.

**(3) If  $t_{RASS(MIN.)}$  is not satisfied at the beginning of CAS before RAS self refresh cycles ( $t_{RAS} < 100 \mu s$ ), CAS before RAS refresh cycles will be executed one time.**


If  $10 \mu s < t_{RAS} < 100 \mu s$ ,  $\overline{RAS}$  precharge time for  $\overline{CAS}$  before  $\overline{RAS}$  self refresh ( $t_{RPS}$ ) is applied.

And refresh cycles (1,024/128 ms) should be met.

★


For details, please refer to **How to use DRAM** User's Manual.

★ **CAS Before RAS Refresh Cycle**




**Remark** Address,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z

**RAS Only Refresh Cycle**




**Remark**  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z

# Hidden Refresh Cycle (Read)




★ Hidden Refresh Cycle (Write)



**Remark**  $\overline{\text{OE}}$ : Don't care



**Test Mode Set Cycle ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle)**



**Remark** Address,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z

**Test Mode**

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the  $\times 8$ -bit organization during test mode. Don't care about the input level of the  $\overline{\text{CAS}}$  input A0.

**(1) Setting the mode**

Executing the test mode cycle ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle) sets the test mode.

**(2) Write/read operation**

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 8 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

**(3) Refresh**


Refresh in the test mode must be performed with the  $\overline{\text{RAS}}$  /  $\overline{\text{CAS}}$  cycle or with the  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. The  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle use the same counter as the  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh's internal counter.

**(4) Mode Cancellation**

The test mode is cancelled by executing one cycle of  $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.

Package Drawings

26 PIN PLASTIC TSOP (II) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.36 MAX.	0.684 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	$0.017 \pm 0.003$
E	$0.1 \pm 0.05$	$0.004 \pm 0.002$
F	1.2 MAX.	0.048 MAX.
G	1.0	0.039
H	$9.22 \pm 0.2$	$0.363 \pm 0.008$
I	$7.62 \pm 0.1$	$0.300 \pm 0.004$
J	$0.8 \pm 0.2$	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	$0.006 \pm 0.001$
L	$0.5 \pm 0.1$	$0.020^{+0.004}_{-0.005}$
M	0.21	0.009
N	0.10	0.004
P	$3^{+7}_{-3}^{\circ}$	$3^{+7}_{-3}^{\circ}$

S26G3-50-9JD

26 PIN PLASTIC SOJ (300 mil)



NOTE  
Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	17.4 <sup>+0.2</sup> <sub>-0.35</sub>	0.685 <sup>+0.008</sup> <sub>-0.013</sub>
C	7.57	0.298
D	8.47±0.2	0.333 <sup>+0.009</sup> <sub>-0.008</sub>
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.6	0.024
G	3.5±0.2	0.138±0.008
H	2.4±0.2	0.094 <sup>+0.009</sup> <sub>-0.008</sub>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	6.73±0.20	0.265±0.008
Q	0.15	0.006
T	R 0.85	R0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

P26LA-50A-2

### Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the  $\mu$ PD42S4400, 424400.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

## Types of Surface Mount Device

**μPD42S4400GS-9JD, 424400GS-9JD: 26-pin plastic TSOP (II) (300 mil)**

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	<p>Peak temperature of package surface: 235 °C or lower,  Reflow time: 30 seconds or less (210 °C or higher),  Number of reflow processes: MAX. 2  Exposure limit: 7 days<sup>Note</sup>  (10 hours pre-baking is required at 125 °C afterwards)</p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. After the first reflow process, cool the package down to room temperature, then start the second reflow process.</li> <li>2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).</li> </ol>	IR35-107-2
VPS	<p>Peak temperature of package: 215 °C or lower,  Reflow time: 40 seconds or less (200 °C or higher),  Number of reflow processes: MAX. 2  Exposure limit: 7 days<sup>Note</sup>  (10 hours pre-baking is required at 125 °C afterwards)</p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. After the first reflow process, cool the package down to room temperature, then start the second reflow process.</li> <li>2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).</li> </ol>	VP15-107-2
Partial heating method	<p>Terminal temperature: 300 °C or lower,  Time: 3 seconds or lower (Per side of the package).</p>	_____

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for “Partial heating method”.

## μPD42S4400LA, 424400LA: 26-pin plastic SOJ (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards) <b>Cautions</b> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-207-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards) <b>Cautions</b> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	_____

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for “Partial heating method”.

[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.