

MOS INTEGRATED CIRCUIT μ PD42S4400, 424400

4 M-BIT DYNAMIC RAM 1 M-WORD BY 4-BIT, FAST PAGE MODE

Description

The μ PD42S4400, 424400 are 1,048,576 words by 4 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4400 can execute \overline{CAS} before \overline{RAS} self refresh.

These are packaged in 26-pin plastic TSOP(II) and 26-pin plastic SOJ.

Features

- 1,048,576 words by 4 bits organization
- · Fast page mode
- · Fast access and cycle time

• Single +5.0 V \pm 10 % power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μPD42S4400-60, 424400-60	495 m W	60 ns	120 ns	40 ns
μPD42S4400-70, 424400-70	440 m W	70 ns	140 ns	45 ns
μPD424400-80	440 m W	80 ns	160 ns	50 ns
μPD424400-10	440 m W	100 ns	190 ns	60 ns

• The μ PD42S4400 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μPD42S4400	1,024 cycles/128 ms	CAS before RAS self refresh, CAS before RAS refresh, RAS only refresh, Hidden refresh	0.825 mW (CMOS level input)
μPD424400	1,024 cycles/16 ms	CAS before RAS refresh, RAS only refresh, Hidden refresh	5.5 mW (CMOS level input)

Multiplexed address inputs ····· Row address: A0 - A9, Column address: A0 - A9

The information in this document is subject to change without notice.



Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD42S4400GS-60-9JD	60 ns	26-pin plastic TSOP (II)	CAS before RAS self refresh
μPD42S4400GS-70-9JD	70 ns	(300 mil)	CAS before RAS refresh
μPD42S4400LA-60	60 ns	26-pin plastic SOJ	RAS only refresh
μPD42S4400LA-70	70 ns	(300 mil)	Hidden refresh
μPD424400GS-60-9JD	60 ns	26-pin plastic TSOP (II)	CAS before RAS refresh
μPD424400GS-70-9JD	70 ns	(300 mil)	RAS only refresh
μPD424400GS-80-9JD	80 ns		Hidden refresh
μPD424400GS-10-9JD	100 ns		
μPD424400LA-60	60 ns	26-pin plastic SOJ	
μPD424400LA-70	70 ns	(300 mil)	
μPD424400LA-80	80 ns		
μPD424400LA-10	100 ns		



Pin Configurations (Marking Side)


26-pin Plastic TSOP (II) (300 mil)

1/01 ○◀ 26 -O GND **→**○ I/**O**4 2 25 1/02 ○< WE O-3 24 >○ I/O3 RAS O 23 -○ CAS μ PD42S4400GS-9JD μ PD424400GS-9JD -○ OE A9 🗀 5 22 A0 🖳 18 A1 O-10 17 -⊖ **A**7 A2 🔾 16 -○ A6 A3 🔾 12 15 -○ A5

14

-○ **A**4

26-pin Plastic SOJ (300 mil)



A0 to A9 : Address Inputs

I/O1 to I/O4 : Data Inputs/Outputs

RAS : Row Address Strobe

CAS : Column Address Strobe

 WE
 : Write Enable

 OE
 : Output Enable

 Vcc
 : Power Supply


13

Vcc ○

GND : Ground



Block Diagram





Input/Output Pin Functions

The μ PD42S4400, 424400 have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A9 and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	RAS activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • CAS before RAS refresh
CAS (Column address strobe)	Input	CAS activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)	Input	Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating RAS. Then, switch the address bus to column address and activate CAS. Each address is taken into the device when RAS and CAS are activated. Therefore, the address input setup time (tash, tasc) and hold time (trah, tcah) are specified for the activation of RAS and CAS.
WE (Write enable)	Input	Write control signal. Write operation is executed by activating RAS, CAS and WE.
OE (Output enable)	Input	Read control signal. Read operation can be executed by activating RAS, CAS and OE. If WE is activated during read operation, OE is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.



Electrical Specifications

- · All voltages are referenced to GND.
- After power up (Vcc ≥ Vcc (MIN.)), wait more than 100 μs (RAS, CAS inactive) and then, execute eight CAS before RAS on RAS only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V⊤		-1.0 to +7.0	٧
Supply voltage	V cc		-1.0 to +7.0	V
Output current	lo		50	mA
Power dissipation	Po		1	w
Operating ambient temperature	Та		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Uniţ
Supply voltage	V cc		4.5	5.0	5.5	٧
High level input voltage	ViH		2.4		Vcc + 1.0	٧
Low level input voltage	V⊩		-1.0		+0.8	٧
Operating ambient temperature	Та		0		70	°C

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{I1}	Address			5	рF
	Cı2	RAS, CAS, WE, OE			7	
Data input/output capacitance	C _{I/O}	1/0			7	pF



DC Characteristics (Recommended operating conditions unless otherwise noted)

	Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating	current	Icc1	RAS, CAS cycling	trac = 60 ns		90	mA	1, 2, 3
			trc = trc (MIN.)	trac = 70 ns		80		
			lo = 0 mA	trac = 80 ns		80		
				trac = 100 ns		80		
Standby	μPD42S4400	I _{CC2}	RAS, CAS ≥ V _{IH (MIN.)} , Io = 0 mA	\		2.0	mA	
current			RAS, CAS ≥ Vcc - 0.2 V, lo =	0 mA		0.15		
	μPD424400	1	RAS, CAS ≥ VIH (MIN.), Io = 0 m/	4		2.0		
			RAS, CAS ≥ Vcc - 0.2 V, lo =	0 mA		1.0		
RAS only	refresh current	Iссз	RAS cycling, CAS ≥ V _{IH (MIN.)}	trac = 60 ns		90	mA	1, 2, 3 ,4
			trc = trc (MIN.), lo = 0 mA	trac = 70 ns		80	•	
				trac = 80 ns		80		
				trac = 100 ns		80		
Operating	current	Icc4	RAS ≤ V _{IL (MAX.)} , CAS cycling	trac = 60 ns		70	mA	1, 2, 5
(Fast pag			tPC = tPC (MIN.), IO = 0 mA	trac = 70 ns		60		
				trac = 80 ns		60		
				trac = 100 ns		60		
CAS befo	re RAS	ICC5	RAS cycling	trac = 60 ns		90	mA	1, 2
refresh cu		1000	trc = trc (MIN.)	trac = 70 ns		80		., _
			lo = 0 mA	trac = 80 ns		80		
				trac = 100 ns		80		
CAS befo	re BAS	Іссь	CAS before RAS refresh :	tras ≤ 200 ns		200	μA	1, 2
	sh current	1000	$t_{RC} = 125.0 \ \mu s$	THAT I LOO THE			μ.	', =
-	cles / 128 ms,		RAS, CAS :					
only for th	ne μPD42S4400)		$V_{CC} - 0.2 \text{ V} \le \text{V}_{\text{IH}} \le \text{V}_{\text{IH}} \text{ (M.)}$ $0 \text{ V} \le \text{V}_{\text{IL}} \le 0.2 \text{ V}_{\text{IH}}$					
			Standby:	tras ≤ 1 μs		300	μA	1, 2
			RAS, CAS ≥ Vcc – 0.2 V	thas 2 1 µs		000	μ.	1, 2
			Address : V⊩ or V⊩ WE, ŌE: V⊩					
			Io = 0 mA					
CAS befo	re BAS	Icc7	RAS, CAS :			150	μA	2
self refres		1007	trass = 5 ms			100	μ.	
(only for t	he μPD42S4400)		$V_{CC} - 0.2 \text{ V} \leq \text{V}_{IH} \leq \text{V}_{IH(MAX)}$					
			0 V ≤ V _L ≤ 0.2 V					
Innut leak	age current	lı (L)	V _I = 0 to 5.5 V		-10	+10	μA	
mput ledit	age ounent	11(0)	All other pins not under test =	0 V		+10	""	
Output lea	akage current	lo (L)	Vo = 0 to 5.5 V		-10	+10	μΑ	
· 	<u> </u>	<u> </u>	Output is disabled (Hi-Z)					
High level	l output voltage	Vон	lo = -5.0 mA		2.4		٧	
Low level	output voltage	V oL	lo = +4.2 mA			0.4	٧	

Notes 1. lcc1, lcc3, lcc4, lcc5 and lcc6 depend on cycle rates (tRc and tPc).

2. Specified values are obtained with outputs unloaded.




- 3. lcc_1 and lcc_3 are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL \, (MAX.)}$ and $\overline{CAS} \geq V_{IH \, (MIN.)}$.
- 4. Icc3 is measured assuming that all column address inputs are held at either high or low.
- 5. lcc4 is measured assuming that all column address inputs are switched only once during each fast page cycle.

NEC


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter		C	trac =	60 ns	trac =	70 ns	trac =	80 ns	trac = 100 ns		11	Notes
Paramo	eter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	INotes
Read / Write cycle t	ime	t RC	110	-	130	-	160	_	190	_	ns	
RAS precharge time	e	t rp	40	-	50	-	70	-	80	-	ns	
CAS precharge time	e	t CPN	10	_	10	_	10	_	10	_	ns	
RAS pulse width		tras	60	10,000	70	10,000	80	10,000	100	10,000	ns	1
CAS pulse width		tcas	15	10,000	20	10,000	20	10,000	25	10,000	ns	
RAS hold time		trsh	15	_	20	-	20	-	25	_	ns	
CAS hold time		t csH	60	-	70	-	80	-	100	_	ns	
RAS to CAS delay t	ime	t RCD	20	45	20	50	25	60	25	75	ns	2
RAS to column addr	ess delay time	trad	15	30	15	35	17	40	17	50	ns	2
CAS to RAS precha	ırge time	tcrp	10	_	10	-	10	_	10	_	ns	3
Row address setup	time	tasr	0	_	0	_	0	_	0	_	ns	
Row address hold ti	me	trah	10	-	10	-	12	-	12	-	ns	
Column address set	tup time	tasc	0	_	0	_	0	_	0	_	ns	
Column address hol	ld time	tcah	15	_	15	_	15	_	20	-	ns	
OE lead time refere	nced to RAS	toes	0	_	0	-	0	-	0	-	ns	
CAS to data setup t	ime	t cLz	0	-	0	-	0	-	0	-	ns	
OE to data setup tin	ne	toLZ	0	-	0	-	0	_	0	_	ns	
OE to data delay tin	ne	t oed	15	_	15	_	20	_	25	_	ns	
Transition time (rise	and fall)	ţτ	3	50	3	50	3	50	3	50	ns	
Refresh time	μPD42S4400	tref	-	128	-	128	-	_	-	_	ms	4
	μPD424400		1	16	_	16	-	16	ı	16	ms	



- * Notes 1. In CAS before RAS refresh cycles, thas (MAX.) is 100 μs. If 10 μs < thas < 100 μs, RAS precharge time for CAS before RAS self refresh (thes) is applied.
 - 2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
trad ≤ trad (max.) and trod ≤ trod (max.)	trac (max.)	trac (MAX.)
trad > trad (max.) and trod ≤ trod (max.)	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tgag (Max.)	trod + toac (Max.)

that (MAX.) and the D (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (that, that or teac) is to be used for finding out when output data will be available. Therefore, the input conditions that \geq that (MAX.) and the D \geq the D (MAX.) will not cause any operation problems.

- 3. tcrp (MIN.) requirement is applied to RAS, CAS cycles.
- **4.** This specification is applied only to the μ PD42S4400-60, 42S4400-70.

Read Cycle

Danier et al	O	trac =	60 ns	trac =	70 ns	trac =	80 ns	trac =	100 ns	1.1	NI - 4
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Notes
Access time from RAS	trac	_	60	_	70	_	80	_	100	ns	1
Access time from CAS	tcac	_	15	_	20	_	20	_	25	ns	1
Access time from column address	taa	_	30	_	35	_	40	_	50	ns	1
Access time from OE	toea	_	15	_	20	_	20	_	25	ns	
Column address lead time referenced to RAS	tral	30	-	35	-	40	_	50	-	ns	
Read command setup time	trcs	0	_	0	_	0	_	0	_	ns	
Read command hold time referenced to RAS	tern	0	-	0	-	10	_	10	-	ns	2
Read command hold time referenced to CAS	tясн	0	-	0	_	0	_	0	-	ns	2
Output buffer turn-off delay time from $\overline{\sf OE}$	toez	0	15	0	15	0	20	0	25	ns	3
Output buffer turn-off delay time from CAS	t off	0	15	0	15	0	20	0	25	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
trad ≤ trad (MAX.) and trod ≤ trod (MAX.)	trac (max.)	trac (MAX.)
trad > trad (max.) and trod ≤ trod (max.)	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tcac (Max.)	trod + toac (max.)

 $t_{RAD(MAX)}$ and $t_{RCD(MAX)}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, tax or tcxc) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \ge t_{RAD(MAX)}$ and $t_{RCD} \ge t_{RCD(MAX)}$ will not cause any operation problems.

- 2. Either trich (MIN.) or triph (MIN.) should be met in read cycles.
- 3. toff (MAX.) and toez(MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to VoH or VoL.



Write Cycle

Danasatas	C l l	trac =	60 ns	trac =	70 ns	trac =	80 ns	trac =	100 ns	1 1;1	NI-1
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Notes
WE hold time referenced to CAS	twcн	15	_	15	_	15	_	20	_	ns	1
WE pulse width	tw⊳	10	_	10	_	15	_	20	_	ns	1
WE lead time referenced to RAS	trw∟	15	_	20	_	20	_	25	_	ns	
WE lead time referenced to CAS	tcw∟	15	_	15	_	15	_	20	_	ns	
WE setup time	twcs	0	_	0	_	0	_	0	_	ns	2
OE hold time	t 0EH	0	_	0	_	0	_	0	_	ns	
Data-in setup time	tos	0	_	0	-	0	-	0	_	ns	3
Data-in hold time	t DH	15	_	15	_	15	_	20	_	ns	3

- Notes 1. twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
 - 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 - 3. tos (MIN.) and toh (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

Read Modify Write Cycle

D	0	trac =	60 ns	trac =	70 ns	trac =	80 ns	trac =	100 ns		NI-4-
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Note
Read modify write cycle time	trwc	150	_	175	_	210	_	250	_	ns	
RAS to WE delay time	trwo	80	_	90	_	105	_	130	_	ns	1
CAS to WE delay time	tcwp	35	_	40	_	45	_	55	_	ns	1
Column address to WE delay time	tawo	50	_	55	_	65	_	80	_	ns	1

Note 1. If twos≥twos(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

If tRWD≥tRWD(MIN.), tcwD≥tcwD(MIN.), tawD≥tawD(MIN.) and tcPWD≥tcPWD(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.



Fast Page Mode

Danamatan.	C	trac = 60 ns		trac = 70 ns		trac = 80 ns		trac = 100 ns		11	NI-4-
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Note
Fast page mode cycle time	t PC	40	-	45	-	50	-	60	-	ns	
Access time from CAS precharge	tacp	_	35	ı	40	-	45	ı	55	ns	
RAS pulse width	trasp	60	125,000	70	125,000	80	125,000	100	125,000	ns	
CAS precharge time	t c₽	10	_	10	_	10	_	10	_	ns	
RAS hold time from CAS precharge	trhcp	35	-	40	-	45	-	55	_	ns	
Read modify write cycle time	t PR w C	80	_	85	-	95	-	115	_	ns	
CAS precharge to WE delay time	tcpwd	55	_	60	_	70	_	85	_	ns	1

Note 1. If twcs≥twcs(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

If tRWD≥tRWD(MIN.), tcwD≥tcwD(MIN.), tawD≥tawD(MIN.) and tcPWD≥tcPWD(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Danier et e	Coursels sel	trac =	60 ns	trac =	70 ns	trac =	80 ns	trac =	trac = 100 ns		N-4-
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Note
CAS setup time	tcsR	10	_	10	-	10	_	10	_	ns	
CAS hold time (CAS before RAS refresh)	tons	10	_	10	_	15	_	20	_	ns	
RAS precharge CAS hold time	t RPC	10	_	10	_	10	_	10	_	ns	
RAS pulse width (CAS before RAS self refresh)	trass	100	_	100	_	_	_	_	_	μs	1
RAS precharge time (CAS before RAS self refresh)	trps	110	-	130	-	-	-	_	_	ns	1
CAS hold time (CAS before RAS self refresh)	tснs	-50	-	– 50	_	_	_	ı	_	ns	1
WE setup time	twsr	0	_	0	_	10	_	10	_	ns	
WE hold time	twnr	10	_	10	_	15	_	20	_	ns	

Note 1. This specification is applied only to the μ PD42S4400-60, 42S4400-70.

_




Read Cycle






Early Write Cycle



Remark OE: Don't care




Late Write Cycle






Read Modify Write Cycle






Fast Page Mode Read Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.



Fast Page Mode Early Write Cycle




Remarks 1. OE: Don't care

2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.




Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.




Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S4400)



Remark Address, OE: Don't care I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

 $\overline{\sf CAS}$ before $\overline{\sf RAS}$ self refresh can be used independently when used in combination with distributed $\overline{\sf CAS}$ before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.


- (1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.
- (2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.
- (3) If thass (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles (thas < 100 μs), CAS before RAS refresh cycles will be executed one time. If 10 μs < tRAS < 100 μs, RAS precharge time for CAS before RAS self refresh (tRPS) is applied.

And refresh cycles (1,024/128 ms) should be met.

For details, please refer to How to use DRAM User's Manual.




★ CAS Before RAS Refresh Cycle



Remark Address, OE: Don't care I/O: Hi-Z


RAS Only Refresh Cycle



 $\textbf{Remark} \hspace{0.2cm} \overline{\textbf{WE}}, \hspace{0.2cm} \overline{\textbf{OE}} \colon \hspace{0.2cm} \text{Don't care} \hspace{0.2cm} \text{I/O} \colon \hspace{0.2cm} \text{Hi-Z}$




Hidden Refresh Cycle (Read)






★ Hidden Refresh Cycle (Write)



Remark OE: Don't care



Test Mode Set Cycle (WE, CAS Before RAS Refresh Cycle)



Remark Address, OE: Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the \times 8-bit organization during test mode. Don't care about the input level of the $\overline{\text{CAS}}$ input A0.

(1) Setting the mode

Executing the test mode cycle (WE, CAS before RAS refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 8 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh

Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.


(4) Mode Cancellation


The test mode is cancelled by executing one cycle of RAS only refresh cycle or CAS before RAS refresh cycle.





Package Drawings


26 PIN PLASTIC TSOP (II) (300 mil)












NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
Α	17.36 MAX.	0.684 MAX.
В	1.06 MAX.	0.042 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	1.0	0.039
Н	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	0.145 ^{+0.025} -0.015	0.006±0.001
L	0.5±0.1	0.020+0.004
М	0.21	0.009
N	0.10	0.004
Р	3°+7°	3°+7°
		COCCO ED O ID

S26G3-50-9JD

26 PIN PLASTIC SOJ (300 mil)







NOTE Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
В	$17.4^{+0.2}_{-0.35}$	0.685 + 0.008
С	7.57	0.298
D	8.47±0.2	0.333+0.009
E	1.08±0.15	0.043 ^{+0.006} -0.007
F	0.6	0.024
G	3.5±0.2	0.138±0.008
н	2.4±0.2	$0.094^{+0.009}_{-0.008}$
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
М	0.40±0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
Р	6.73±0.20	0.265±0.008
Q	0.15	0.006
Т	R 0.85	R0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$
		DO(1 1 50 1 0

P26LA-50A-2



Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μ PD42S4400, 424400.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μ PD42S4400GS-9JD, 424400GS-9JD: 26-pin plastic TSOP (II) (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days Note	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 daysNote (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".



μ PD42S4400LA, 424400LA: 26-pin plastic SOJ (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days Note (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-207-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days Note (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

[MEMO]



NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11