


# **Introduction to Keil IDE and MCB1700**

Irene Huang

# **KEIL IDE INTRODUCTION**

# Creating a New Project



- Create a new folder and name it “Hello”
- Copy the following files to the “Hello” folder
  - manual\_code\**Startup\system\_LPC17xx.c**
  - manual\_code\**UART\_polling\src\uart\_polling.c**
  - manual\_code\**UART\_polling\src\uart\_polling.h**
- Create a new µVision by click
  - Project → New µVision Project



**No Space  
allowed in the  
project folder  
path name on  
Nexus!**


# Choosing the Device

- Choose NXP(Founded by Philips) → LPC1768



# Copying the startup Code


- Answer “**Yes**” to copy the startup code



- If you answer “No”, you need to copy the file manually from the example code folder.
  - manual\_code\**Startup\startup\_LPC17xx.s**


# Default Project Components

- You will see the default project setup as follows:





# Renaming Project Components

- Rename the default target name
  - Click the target name to highlight it
  - Click the highlighted name to input a new target name, say “HelloWorld SIM”
- Rename the default source group name
  - Click the default source group to highlight it
  - Click the highlighted name to input a new name, say “Startup Code”



# Adding New Source Groups


- Right click the target name and add the following source groups
  - System Code
  - Source Code
- You will see the following





# Adding Files to Source Groups

- Double click the “System Code” group and add the following files to it.
  - **system\_LPC17xx.c**




Double click file names to add or highlight file names and click “Add” button.


- Add “uart\_polling.c” to “Source Code” Group

# Creating Your Own Source Code

- Your project would now look like this.




- Click New button to Create a `main.c` file.



# Adding main.c to Project

- Add the `main.c` to the “Source Code” group.




# Build and Download



- Click the Build button




- Click the Download button





# RUN on the Board




Press the “Reset” button on the board to run



# Debug Configuration



# Debug by Simulator





# Debugger

The screenshot shows a debugger interface with the following components and annotations:

- File Edit View Project Flash Debug Peripherals Tools SVCS Window Help**: Main menu bar.
- Registers**: Window on the left showing the state of registers. Annotations include:
  - Register Window**: Points to the Registers window.
  - Reset: Reset the CPU**: Points to the 'Reset' button in the Registers window.
  - Run(F5)**: Points to the 'Run' button in the Registers window.
  - Stop: Stop Code Execution**: Points to the 'Stop' button in the Registers window.
  - Step(F11): Step one line**: Points to the 'Step' button in the Registers window.
  - Step Over(F10)**: Points to the 'Step Over' button in the Registers window.
  - Step Out(Ctrl+F11)**: Points to the 'Step Out' button in the Registers window.
- Disassembly**: Window in the center showing the assembly code. Annotations include:
  - Disassembly Window**: Points to the Disassembly window.
  - Run to Cursor line (Ctrl+F10)**: Points to the 'Run to Cursor' button in the Disassembly window.
  - Show Next Statement: Show statement in PC**: Points to the 'Show Next Statement' button in the Disassembly window.
  - Insert/Remove Break Points(F9)**: Points to the 'Insert/Remove Break Points' button in the Disassembly window.
  - Disable All Break Points**: Points to the 'Disable All Break Points' button in the Disassembly window.
  - Start/Stop Debug Session (Ctrl+F5)**: Points to the 'Start/Stop Debug Session' button in the Disassembly window.
  - Enable/Disable Break Points(Ctrl+F9)**: Points to the 'Enable/Disable Break Points' button in the Disassembly window.
  - Kill All Break Points (Ctrl+Shift+F9)**: Points to the 'Kill All Break Points' button in the Disassembly window.
- Serial Window**: Window on the right showing serial data. Annotation: **Serial Windows to show or hide**.
- Local Variables Window**: Window on the right showing local variables. Annotation: **Local Variables Window**.
- Command**: Window at the bottom showing the command line. Annotation: **Simulator is used for debugging**.
- Simulation**: Window at the bottom showing the simulation status. Annotation: **Simulator is used for debugging**.



D:\Users\Yiqing\nonwin\yqwork\ece\ece354\se350w13\os1\trunk\p1\example\Hello\Hello.uvproj - 版本4

File Edit View Project Flash Debug Peripherals Tools SVCS Window Help

OS\_TASKCNT

Registers Disassembly

Register

Core

R0  
R1  
R2  
R3  
R4  
R5  
R6  
R7  
R8  
R9  
R10  
R11  
R12  
R13 (SI)  
R14 (LR)  
R15 (PC)

0x00000528 BEAB BKPT 0xAB  
0x0000052A E7FE B 0x0000052A  
0x0000052C 0026 DCW 0x0026  
0x0000052E 0002 DCW 0x0002

main.c uart\_polling.c uart\_polling.h startup\_LPC17xx.s

```
1 #include <LPC17xx.h>
2 #include "uart_polling.h"
3 int main() {
4     SystemInit();
5     uart0_init();
6     uart0_put_string("Hello World!\n\r");
7     return 0;
8 }
9
```

Command

LICENSE ERROR (R203: EVALUATION PERIOD EXPIRED)  
Running with Code Size Limit: 32K  
Load "D:\\Users\\Yiqing\\nonwin\\yqwork\\ece\\ece354\\se350w1  
  
\*\*\* Restricted Version with 32768 Byte Code Size Limit  
\*\*\* Currently used: 1368 Bytes (4%)

UART #1

Hello World!

Simulation

Call Stack Locals UART #1 Memory 1

ti: 0.00144804 sec L3 C:1 CAP NUM SCRL OVR

# Debug by ULINK Cortex Debugger

Device | Target | Output | Listing | User | C/C++ | Asm | Linker | **Debug** | Utilities

☐ Use Simulator ☐ Limit Speed to Real-Time

☒ Use: **ULINK Cortex Debugger** ☐ Settings

☒ Load Application at Startup ☒ Run to main()

Initialization File:  ... Edit...

☒ Load Application at Startup ☐ Run to main()

Initialization File:  **.\RAM.ini** ... Edit...

Device | Target | Output | Listing | User | C/C++ | Asm | Linker | **Debug** | Utilities

NXP (founded by Philips) LPC1768

Xtal (MHz):  12.0

Operating system:  None

Code Generation

☐ Use Cross-Module Optimization ☐ Use MicroLIB ☐ Big Endian

☐ Use Link-Time Code Generation

Read/Only Memory Areas

	default	off-chip	Start	Size	Startup
<input type="checkbox"/>	ROM1:				<input type="radio"/>
<input type="checkbox"/>	ROM2:				<input type="radio"/>
<input type="checkbox"/>	ROM3:				<input type="radio"/>
on-chip					
<input checked="" type="checkbox"/>	IROM1:		0x10000000	0x4000	<input checked="" type="radio"/>
<input type="checkbox"/>	IROM2:				<input type="radio"/>


Read/Write Memory Areas

	default	off-chip	Start	Size	NoInit
<input type="checkbox"/>	RAM1:				<input type="checkbox"/>
<input type="checkbox"/>	RAM2:				<input type="checkbox"/>
<input type="checkbox"/>	RAM3:				<input type="checkbox"/>
on-chip					
<input checked="" type="checkbox"/>	IRAM1:		0x10004000	0x4000	<input type="checkbox"/>
<input type="checkbox"/>	IRAM2:		0x2007C000	0x8000	<input type="checkbox"/>

Configure  
In-Memory  
Execution

# Example RAM.ini File

```
FUNC void Setup (void) {  
    SP = _RDWORD(0x10000000);    // Setup Stack Pointer  
    PC = _RDWORD(0x10000004);    // Setup Program Counter  
  
    // Setup Vector Table Offset Register  
    _WDWORD(0xE000ED08, 0x10000000);  
  
}  
  
LOAD Hello.axf INCREMENTAL    // Download  
Setup();                      // Setup for Running  
g, main
```



# **RTX PROJECT P1 REQUIREMENTS**

# P1 Requirements : API

- Memory Management: a memory pool which has fixed size of memory block and fixed number of memory blocks.

```
void *request_memory_block()  
int release_memory_block(void *MemoryBlock)
```

- Processor Management

```
int release_processor()
```

- Process Priority Management

```
int set_process_priority(int process_ID, int priority)  
int get_process_priority(int process_ID )
```

# P1 Requirements: Processes

- Null Process
  - A system process which does nothing in an infinite loop. PID=0.
- Test Processes
  - Up to six test processes with PIDs = 1,2, ..., 6
  - User level processes, only calls the user APIs
- Initialization
  - Memory, system processes and user processes

All processes never terminate!


No new process created on the fly.

# **MCB1700 HARDWARE**




# Keil MCB 1700 Board

- Cortex-M3 Processor
- NXP LPC1768 MCU
- Up to 100 MHZ cpu
- One SystemTick Timer
- Four Timers
- Four UARTs
- Many other cool stuff..



# Cortex-M3 Overview



- 32-bit microprocessor
  - 32-bit data path
  - 32-bit register bank
  - 32-bit memory interface

## Harvard Architecture

- Separate data and memory bus
- instruction and data buses share the same memory space (a unified memory system)

(Image Courtesy of [1])

# Cortex-M3 Registers

- General Purpose Registers (R0-R15)
  - Low registers (R0-R7)
    - 16-bit Thumb instructions and 32-bit Thumb-2 instructions
  - High registers (R8-R12)
    - All Thumb-2 instructions
  - Stack Pointer (R13)
    - **MSP**: Privileged, default after reset, os kernel, exception handler
    - **PSP**: User-level (i.e. unprivileged) base-level application
  - Link Register (R14)
  - Program Counter (R15)
- Special Registers
  - Program Status registers (PSRs)
  - Interrupt Mask registers (PRIMASK, FAULTMASK, and BASEPRI)
  - Control register (CONTROL)

# Cortex-M3 Registers

32-bit microprocessor  
 32-bit data path  
 32-bit register bank  
 32-bit memory interface  
 Harvard Architecture  
 Separate data and memory bus


## Low registers: R0-R7

16-bit Thumb instructions  
 32-bit Thumb-2 instructions

## High registers: R9-R12

All Thumb-2 instructions

**MSP:** default after reset  
 os kernel, exception handler  
 Privileged  
**PSP:** base-level application  
 unprivileged, user-level



(Image Courtesy of [1])

# Cortex-M3 Memory Map


0xFFFF FFFF 0xE000 0000	0.5G	System level	Private peripherals including NVIC, MPU and debug components	★
0xA000 0000	1.0G	External device	Mainly used as external peripherals	
0x6000 0000	1.0G	External RAM	Mainly used as external memory	
0x4000 0000	0.5G	Peripherals	Mainly used as peripherals	
0x2000 0000	0.5G	SRAM	Mainly used as static RAM	
0x0000 0000	0.5G	Code	Mainly used for program code. Exception vector table after reset	★

(Table Courtesy of [1])

# LPC1768 Memory Map

0x2008 4000		
0x2007 C000	32 KB	AHB SRAM (2 blocks of 16 KB)
0x1FFF 2000		Reserved
0x1FFF 0000	8 KB	Boot ROM
0x1000 8000		Reserved
0x1000 0000	32 KB	Local SRAM
0x0008 0000		Reserved
0x0000 0000	512 KB	On-chip flash


# Example Flow Using ARM Development Tools



(Image Courtesy of [1])

# Image memory layout

- A simple image consists of:
  - read-only (RO) section (Code + RO-data)
  - a read-write (RW) section (RW-data)
  - a zero-initialized (ZI) section (ZI-data)






# End Address of the Image

- Linker defined symbol  
`Image$$RW_IRAM1$$ZI$$Limit`

```
extern unsigned int Image$$RW_IRAM1$$ZI$$Limit;  
  
unsigned int free_mem =  
    (unsigned int) &Image$$RW_IRAM1$$ZI$$Limit;
```

# Operation Modes


- Two modes
  - Thread mode
  - Handler mode
- Two privilege levels
  - Privileged level
  - User level



(Image Courtesy of [1])

# OS Initialization Mode Switch

When MSP is used for user application,  
then EXC\_RETURN=0xFFFFFFFF9




(Image Courtesy of [1])

# Exceptions (1)

- NVIC (Nested Vectored Interrupt Controller)
  - System Exceptions
    - Exception Numbers 1 -15
    - SVC call exception number is 11
  - External Interrupts
    - Exception Numbers 16-50
    - Timer0-3 IRQ numbers are 17-20
    - UART0-3 IRQ numbers are 21-24
- Vector table is at 0x0 after reset.
- 32 programmable priorities
- Each vector table entry contains the exception handler's address (i.e. entry point)


# Exceptions (2)

Address	Exception Number	Value (Word Size)
0x0000 0000	-	MSP initial value
0x0000 0004	1	Reset vector (program counter initial value)
0x0000 0008	2	NMI handler starting address
0x0000 000C	3	Hard fault handler starting address
...	...	Other handler starting address



(Image Courtesy of [1])

# Exception Stack Frame



(Image Courtesy of [1])


# **CORTEX-M3 SOFTWARE DEVELOPMENT**

# AAPCS (ARM Architecture Procedure Call Standard)

- R0-R3
  - Input parameters P<sub>x</sub> of a function. R0=P1, R1=P2, R2=P3 and R3=P4
  - **R0** is used for **return value** of a function
- R12, SP, LR and PC
  - R12 is the Intra-Procedure-call scratch register.
- R4-R11
  - Must be preserved by the called function. C compiler generates push and pop assembly instructions to save and restore them automatically.



# CMSIS Structure




(Image Courtesy of [1])

# CMSIS Structure

- Hardware Abstraction Layer (HAL) for Cortex-M processor registers
  - NVIC, MPU
- Standardized system exception names. For example:  
`void SVC_Handler();`  
`void UART0_IRQHandler();`
- Standardized method of header file organization
- Common method for system initialization  
`SystemInit()`
- Standardized intrinsic functions. For example:  
`void __disable_irq(void);`  
`void enable_irq(void);`
- *Common access functions for communication*
- Standardized way for embedded software to determine system clock frequency
  - **SystemFrequency** variable is defined in device driver code

# CMSIS Files



(Image Courtesy of [1])

# External Interrupt Programming

- IRQn is defined in <device.h> file (i.e. LPC17xx.h)
- A set of functions
  - void NVIC\_EnableIRQ(IRQn\_Type IRQn)
  - void NVIC\_DisableIRQ(IRQn\_Type IRQn)
  - void NVIC\_SetPriority(IRQn\_Type IRQn, int32\_t priority)
  - uint32\_t NVIC\_GetPriority(IRQn\_Type IRQn)
  - void NVIC\_SetPendingIRQ(IRQn\_Type IRQn)
  - void NVIC\_ClearPendingIRQ(IRQn\_Type IRQn)
  - IRQn\_Type NVIC\_GetPendingIRQ(IRQn\_Type IRQn)

# CMSIS Example

```
#include "vendor_device.h" // For example,  
// lm3s_cmsis.h for LuminaryMicro devices  
// LPC17xx.h for NXP devices  
// stm32f10x.h for ST devices
```

```
void main(void) {  
    SystemInit();
```

Common name for  
system initialization code  
(from CMSIS v1.30, this function  
is called from startup code)

```
    ...  
    NVIC_SetPriority(UART1_IRQn, 0x0);  
    NVIC_EnableIRQ(UART1_IRQn);
```

NVIC setup by core access  
functions

```
    ...  
}
```

Interrupt numbers defined in  
system\_<device>.h

```
void UART1_IRQHandler {  
    ...  
}
```


Peripheral interrupt names are  
device specific, define in device  
specific startup code

```
void SysTick_Handler(void) {  
    ...  
}
```

System exception handler  
names are common to all  
Cortex microcontrollers

(Image Courtesy of [1])

# SVC as a Gateway for OS Functions



(Image Courtesy of [1])

# System calls through SVC in C

User Space `int rls_mem_blk(void *)`

rtx.h

```
extern int k_rls_mem_blk(void *);  
#define __SVC_0 __svc_indirect(0)  
#define rls_mem_blk(blk)  
    _rls_mem_blk((U32)k_rls_mem_blk, blk)  
extern int _rls_mem_blk (U32 p, void* blk) __SVC_0
```

```
LDR.W r12, [pc, #offset]  
        ;Load k_rls_mem_blk in r12  
SVC 0x00,
```

Generated by the compiler

SVC\_Handler: BLX R12

HAL.c

Kernel Space `int k_rls_mem_blk(void*)`

rtx.c

# Hints

- Start with compile time memory pool and then change it later to dynamic memory pool.
- Start with just one ready queue and two simple user processes in your system to implement the context switching between the two processes.
- Once you get two processes working properly under context switching, add more ready queues to different priority levels and add user test process one by one to re-fine your context switching logic.



# References

1. Yiu, Joseph, *The Definite Guide to the ARM Cortex-M3*, 2009
2. *RealView® Compilation Tools Version 4.0 Developer Guide*
3. *ARM Software Development Toolkit Version 2.50 Reference Guide*
4. *LPC17xx User's Manual*