Yannan (Nellie) Wu

Email: nelliewu@mit.edu 70 Pacific Street Apt. 729, Cambridge, MA, 02139 Mobile: +1-607-379-2186Personal website: https://nellie-wu.github.io

Summary

I'm a Ph.D. candidate from MIT in computer systems and architecture, looking for full-time technical positions starting around May 2023. I have extensive software development experience in academic and industrial projects involving modeling and software-hardware co-design of deep neural network accelerators. My works have led to significant contributions to open-source industrial code bases, publications/tutorials at top-tier conferences (e.g., MICRO, ISCA), and a US patent application.

Education

Massachusetts Institute of Technology

Ph.D. in Electrical Engineering and Computer Science (GPA: 5.0/5.0) M.S. in Electrical Engineering and Computer Science (GPA: 5.0/5.0)

Advisors: Prof. Joel Emer (emer@csail.mit.edu) & Vivienne Sze (sze@mit.edu)

Cornell University

B.S. in Electrical & Computer Engineering (GPA: 4.02/4.3)

Cambridge, MA

Aug. 2017 - present Feb. 2020

> Ithaca, NY May. 2017

Work Experience

• NVIDIA Computer Architecture Intern

May 2021 - Aug. 2021

- Investigated the limitations of the existing sparse tensor core accelerator in Ampere GPU.
- Explored and analytically modeled various approaches to extend the existing sparse tensor core's sparsity support to accelerate more structured sparsity patterns and structured sparsity degrees.
- Developed pruning and fine-tuning procedures using PyTorch to realize various sparsity structures in attention-based deep neural network models.
- Filed a patent on a hardware-friendly and novel sparsity structure (US patent application number: 63/236,629).

• NVIDIA Computer Architecture Intern

May 2020 - Aug. 2020

- Integrated a Python-based energy estimation backend (developed at MIT) to NVIDIA's deep neural network accelerator modeling infrastructure.
- Participated in developing various *open-source* design specs to illustrate the flexibility of the integrated framework.
- Developed a statistical approach to analytically model the energy consumption of various sparse workloads (e.g., pruned deep neural networks) running on sparse tensor accelerators.
- Implemented the proposed modeling flow in C++ and contributed to a large NVIDIA code base.

• Goldman Sachs Summer Technology Analyst

June 2016 - Aug. 2016

- Developed filtering functionalities for querying a database of balanced sheets.
- Developed a web front-end in JavaScript and HTML to allow user-friendly specification of the filter.

Skills

• C++, Python, PyTorch, MATLAB, C, Verilog, FPGA, HTML, Linux, Git, Docker, Synopsys Design Compiler

Selected Research Experience

• Software-Hardware Co-design with Novel DNN Sparsity Structures

Under submission

- Proposed a systematic way to define various structured sparsity patterns used in DNN pruning and proposed a new class of structured sparsity patterns to represent a variety of sparsity degrees.
- Proposed a novel hardware design methodology to support the proposed structured sparsity patterns with light hardware overhead. Characterized the energy and area of important components with synthesized RTL.
- Developed pruning/fine-tuning procedures using PyTorch to realize the target sparsity structures in various DNNs.

• Analytical Modeling of Sparse Tensor Accelerators

ISPASS21, MICRO22, tutorial at ISCA21

- Proposed a taxonomy to systematically describe the previously unstructured and confusing design space of sparsity-related hardware optimizations proposed by existing sparse tensor accelerators.
- Proposed a decoupled methodology to statistically model sparse tensor accelerators by recognizing the orthogonality between several important design aspects.
- Developed an *open-source* fast, flexible and accurate modeling framework, **Sparseloop**, to enable design space exploration of sparse tensor accelerators. Contributed >40,000 lines of C++ code to an NVIDIA codebase.

• Flexible Energy and Area Estimation for Accelerator Designs

ICCAD19, ISPASS20

- Proposed a systematic and flexible methodology to describe accelerator architecture organizations.
- Based on the methodology, developed Accelergy, an open-source Python-based infrastructure for architecture-level (pre-RTL) energy and area estimation of accelerator designs.
- Developed several open-source prototype energy and area estimation plug-ins for Accelergy to showcase Accelergy's flexibility to understand user-provided, process-dependent data.

Selected Publications and Patent

- Sparseloop: An Analytical Approach to Sparse Tensor Accelerator Modeling

 Yannan Nellie Wu, Po-An Tsai, Angshuman Parashar, Vivienne Sze, Joel S. Emer

 IEEE/ACM International Symposium on Microarchitecture (MICRO), Oct. 2022 (Distinguished Artifact Award)
- Architecture-Level Energy Estimation for Heterogeneous Computing Systems
 Francis Wang, Yannan Nellie Wu, Matthew Woicik, Vivienne Sze, Joel S. Emer
 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2021
- Sparseloop: An Analytical, Energy-Focused Design Space Exploration Methodology for Sparse Tensor Accelerators

<u>Yannan Nellie Wu</u>, Po-An Tsai, Angshuman Parashar, Vivienne Sze, Joel S. Emer *IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, March 2021

- An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs Yannan Nellie Wu, Vivienne Sze, Joel S. Emer IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2020
- Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs Yannan Nellie Wu, Joel S. Emer, Vivienne Sze IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2019
- HighLight: Efficient and Flexible DNN Acceleration with Hierarchical Structured Sparsity Yannan Nellie Wu, Po-An Tsai, Saurav Muralidharan, Angshuman Parashar, Vivienne Sze, Joel S. Emer Under submission
- LoopTree: Enabling Exploration of Fused-layer Dataflow Accelerators Michael Gilbert, <u>Yannan Nellie Wu</u>, Angshuman Parashar, Vivienne Sze, Joel S. Emer *Under submission*
- Pruning and Accelerating Neural Networks with Hierarchical Structured Sparsity Yannan Wu, Po-An Tsai, Saurav Muralidharan, Joel S. Emer US Patent Application Number: 63/236,629

Conference Tutorials

- Sparse Tensor Accelerators: Abstraction and Modeling

 Yannan Nellie Wu with Joel S. Emer, Vivienne Sze, Po-An Tsai, and Angshuman Parashar

 International Symposium on Computer Architecture (ISCA), June 2021
- Tools for Evaluating Deep Neural Network Accelerator Designs

 Yannan Nellie Wu with Joel S. Emer, Vivienne Sze, Angshuman Parashar, and Po-An Tsai

 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Aug. 2020

 International Symposium on Computer Architecture (ISCA), June 2020

 IEEE/ACM International Symposium on Microarchitecture (MICRO), Oct. 2019

Selected Awards

• MICRO22 Distinguished Artifact Award

Awarded to ONE paper accepted to MICRO22 based on reproducibility of experimental results

Sept. 2017 - May. 2018

Oct. 2022

• MIT Jacob's Presidential Fellowship

June. 2014 - Aug. 2014

• Cornell ECE Early Career Scholarship

Selected Courses

• Data Structures and Object-Oriented Programming, Advanced Computer Architecture, Hardware Architecture for Deep Learning, Operating Systems, Embedded Systems, Digital Design Using Microcontrollers, Digital Circuit Design, Graph Analytics, Probabilities