


# ECE253 Final Cheatsheet

*Author: your mother*


## RS Latch

Sequential circuits depend on sequence of inputs. A **SR Latch** are cross-coupled NOR gates.



When  $S = R = 0$ , it stores the last  $Q$  value. In practice, we should not have  $S = R = 1$ .


## Gated D Latch and Clock Signal



## D Flip Flops

Consists of two gated D latches, connected in series and both connected to the same clock. However, clock input for the first D latch is inverted. When the clock rises up,  $Q$  stores value of  $D$ .

## T Flip Flops



## SystemVerilog Logic Operators

bitwise AND	&	bitwise OR
bitwise NAND	$\sim\&$	bitwise NOR
bitwise XOR	$\sim$	bitwise XNOR
logical negation	!	bitwise negation
concatenation	{}	replication

## Full Adder

```
module FA(
    input logic a, b, c_in,
    output logic s_out, c_out
);
    logic w1, w2, w3;
    HA_u0(.x(a), .y(b), .s(w1), .c(w2));
    HA_u1(.x(c_in), .y(w1), .s(s_out), .c(w3));
    assign c_out = w2 | w3;
endmodule
```

## D Flip Flop

```
module D_ff(
    input logic D, clk,
    output logic Q
);
    always_ff @(posedge clk)
        Q <= D;
endmodule
```

## T Flip Flops

```
module t_ff(
    input logic Clock, Clear_b, T,
    output logic Q
);
    always_ff @(posedge Clock, negedge Clear_b)
        if (Clear_b == 1'b0)
            Q <= 1'b0;
        else
            Q <= T ^ Q;
endmodule
```

## Registers

```
module reg8(
    input logic clk,
    input logic [7:0] D,
    output logic [7:0] Q
);
    always_ff @(posedge clk)
        Q <= D;
endmodule
```

```
# dir could also have multiple verilog files
vlog mux.v
#load simulation using mux as the
# top level simulation module
vsim mux
#log signals and add signals to waveform window
log {/*}}
# add wave {/*} would add all items in
# top level simulation module
add wave {/*}
# set input values using the force command
# signal names need to be in {} brackets
force {SW[0]} 0
force {SW[1]} 0
run 10ns
```

## ModelSim and Other Lab Things

- FGPA: Field Programmable Gate Array
- To repeat signals, use this syntax:  
`force {MuxSelect[2]} 0 0ns, 1 {4ns} -r`  
which starts at 0 at 0ns, 1 at 4ns, and repeats every 8 ns.
- On the DE1-SoC board, hex thing is red if 0 and white if 1.

## Frequency Dividers

- To half the frequency, connect  $\bar{Q}$  to  $D$  on the same gated D latch.
- To quarter the frequency, connect  $\bar{Q}$  to the clock of the next gated D latch (which is set up the same as the half frequency case).
- To reduce frequency by  $2k$ , connect  $k$  D latches connected in series ( $D$  to  $Q$ ) and to the same clock. First  $D$  is connected to last  $\bar{Q}$ . The last  $Q$  will have a reduced frequency of  $2k$ .

## Resets

- Active High/Low: Resets when Signal is 1/0
- Synchronous High/Low: Resets

## ModelSim Do Files

```
# set working dir, where compiled verilog goes
vlib work
# compile all verilog modules in mux.v to working positive/negative edge
```

## Finite State Machines

**Steps:** (1) State Diagram (2) State Table (3) State Assignment (4) State-Assigned Table (5) Synthesize Circuit

**State Encoding:** One-hot:  $n$  states =  $n$  flip flops ( $A=0000001$ ,  $B=0000010$ , ...). Binary:  $n$  states =  $\lceil \log_2 n \rceil$  flip flops (000, 001, 010, ...).

**Synthesis:** Write  $Y_n = f_n(y_1, \dots, W)$ ,  $z = g(y_1, \dots)$ . For each FF  $i$ : input= $y_i$ , output= $y_i$ . Output branches to (1)  $g$  for output  $z$ , (2)  $f_n$  loops back to  $Y_n$ . FFs share clock/reset.

## FSM in SystemVerilog

```
module FSM(input logic Clock, Resetn, w,
           output logic z, output logic [3:0] CurState);
    logic [3:0] y_Q, Y_D;
    typedef enum logic [3:0] {A=4'b0000, B=4'b0001, C=4'b0010, D=4'b0110} state_t;
    always_comb begin
        case (y_Q)
            A: Y_D = w ? B : A;
            /*...*/
            G: Y_D = w ? C : A;
            default: Y_D = A;
        endcase
    end
    always_ff @(posedge Clock) begin
        if (!Resetn) y_Q <= A;
        else y_Q <= Y_D;
    end
    assign z = (y_Q == F) | (y_Q == G);
    assign CurState = y_Q;
endmodule
```

## RISC-V Assembly

### Conditionals

RISC-V has no flags. Branch instructions: **beq** (equal), **bne** (not equal), **blt/bge** (less/greater signed), **bltu/bgeu** (unsigned). Set: **slt, slti, sltu, sltiu**.

### Interrupts

1. Set **mtvec** CSR (trap vector)
2. Enable interrupts in **mstatus** (MIE bit)
3. Enable sources in **mie** CSR
4. Configure PLIC/CLIC
5. Save context on trap entry
6. Read **mcause** CSR for cause
7. Handle in ISR, clear PLIC pending bit
8. Restore context, return with **mret**

## RISC-V Assembly Example Code

### Enabling Interrupts

```
li sp, 0x10000          # Initialize stack
la t0, trap_handler     # Set trap vector
csrw mtvec, t0           # Enable interrupts (MIE)
li t0, 0x8               # Enable external int (MEI)
li t0, 0x800             # Enable key3, key0
```

### Check Cause of Interrupt

```
trap_handler:
    addi sp, sp, -32
    sw t0, 0(sp); sw t1, 4(sp); sw a0, 8(sp)
    sw a1, 12(sp); sw ra, 16(sp)
    csrr t0, mcause      # Read cause
    li t1, 0x8000000B
    bne t0, t1, error_trap
    jal ra, key_isr
    j exit_trap
error_trap:
    j error_trap
exit_trap:
    lw t0, 0(sp); lw t1, 4(sp); lw a0, 8(sp)
    lw a1, 12(sp); lw ra, 16(sp)
    addi sp, sp, 32
    mret
```

### ISR Subroutine

```
key_isr:
    addi sp, sp, -20
    sw t2, 0(sp); sw t3, 4(sp)
    sw t4, 8(sp); sw t5, 12(sp)
    la t5, CURR_VALUE
    lw t4, 0(t5)
    li t2, 0xFC20005C
    lw t3, 0(t2)
    li t0, 0b1000
    bne t3, t0, key0
    beq t4, zero, endisr
    addi t4, t4, -1
    sw t4, 0(t5)
    j endisr
key0:
    # code for key 0
endisr:
    lw t2, 0(sp); lw t3, 4(sp)
    lw t4, 8(sp); lw t5, 12(sp)
    addi sp, sp, 20
    ret
```

## Polled IO with Timer

```
.text
.globl _start
_start:
    li a0, 0xFFEC600
    li a1, 200000000
    sw a1, 0(a0)
    sw a1, 8(a0)
poll:
    lw a1, 12(a0)
    beq a1, zero, poll
    sw a1, 12(a0)
    addi s0, s0, 1
    li t0, 60
    bne s0, t0, poll
    li s0, 0
    addi s1, s1, 1
    bne s1, t0, poll
    li s1, 0
    addi s2, s2, 1
    li t0, 24
    bne s2, t0, poll
    li s2, 0
    j poll
```

### Exception Vector Table

```
.align 2
trap_vector:
    j trap_handler # Direct: all to one handler
# Vectored: mtvec.MODE=1, base + 4*cause
# 0x00:Exception 0x04:Supervisor SW int
# 0x0C:Machine SW int 0x14:Supervisor timer
```

## Fibonacci with Recursion

```
.data
N: .word 10
.text
.globl _start
_start:
    li sp, 0x20000  recur:
    la s0, N; lw a0, 0(sp); lw a2, 4(sp)
    addi sp, sp, 12
    li a1, 0; li a2, 0  j end
    jal ra, fib
    jal ra, fib
    mv a2, a1
    addi a0, a0, -1
    addi sp, sp, -12
    addi a1, a1, a2
    sw a0, 0(sp); sw a2, 4(sp); lw a2, 4(sp)
    sw ra, 8(sp)
    li t0, 2
    addi sp, sp, 12
    bge a0, t0, recur
    ret
```

## Timing Analysis

### Minimum Clock Period

$$T_{\min} = T_{su} + T_{CQ} + T_{logic}$$

$$F_{\max} = \frac{1}{T_{\min}}$$

### Hold Time Violation

For no hold time violation:

$$t_{hold} + t_{skew} \leq t_{CQ} + t_{logic}$$

where  $t_{skew}$  is the minimum clock skew.

## Find Sum with Recursion

```
.globl _start
_start:
    li t0, 2
    blt a0, t0, return
    li sp, 0x20000
    la s0, N
    lw a0, 0(s0)
    addi a1, a1, a0
    li a1, 0
    addi sp, sp, 8
    jal ra, findsum
    addi a1, a1, a0
    lw a0, 0(sp); lw ra, 4(sp)
    addi sp, sp, 8
end: j end
findsum:
    .data
    addi sp, sp, -8
    N: .word 5
    sw a0, 0(sp); sw ra, 4(sp)
```