# Designing MIPS Processor (Single-Cycle)

Dr. Arjan Durresi Louisiana State University Baton Rouge, LA 70810 Durresi@Csc.LSU.Edu

These slides are available at:

http://www.csc.lsu.edu/~durresi/CSC3501\_07/

Louisiana State University

8- Single - Cycle Datapath - 1

CSC3501 S07



- Datapath
- Control Unit
- Problems with single cycle Datapath

### Performance

- Instruction Count
- Clock cycle time □ Clock cycle per Instruction Implementation of Processor


Louisiana State University


8- Single - Cycle Datapath - 3

CSC3501 S07

### The Processor: Datapath & Control


- We're ready to look at an implementation of the MIPS
- Simplified to contain only:
  - o memory-reference instructions: lw, sw
  - o arithmetic-logical instructions: add, sub, and, or, slt
  - o control flow instructions: beq, j
- □ Generic Implementation:
  - $\circ$  use the program counter (PC) to supply instruction address
  - o get the instruction from memory
  - read registers
  - o use the instruction to decide exactly what to do
- All instructions use the ALU after reading the registers Why? memory-reference? arithmetic? control flow?





### Our Implementation

- An edge triggered methodology
- Typical execution:
  - read contents of some state elements at the beginning of the clock cycle,
  - o send values through some combinational logic,
  - write results to one or more state elements at the end of the clock cycle.



 An edge triggered methodology allows a state element to be read and written in the same clock cycle without creating a race that could to indeterminate data.

Louisiana State University

8- Single – Cycle Datapath - 7


CSC3501 S07

### Single Cycle Design

- We shall first design a simpler processor that executes each instruction in only one clock cycle time.
- This is not efficient from performance point of view, since:
  - a clock cycle time (i.e. clock rate) must be chosen such that the longest instruction can be executed in one clock cycle
  - makes shorter instructions execute in one unnecessary long cycle.
- Additionally, no resource in the design may be used more than once per instruction, thus some resources will be duplicated.
- Because of that, the singe cycle design will require:
  - two memories (instruction and data),
  - two additional adders.

### Elements for Datapath Design

Include the functional units we need for each instruction




Louisiana State University

8- Single – Cycle Datapath - 9


CSC3501 S07

# Abstract /Simplified View (1st look)



- Generic implementation:
  - use the program counter (PC) to supply instruction address,
  - o get the instruction from memory,
  - o read registers,
  - o use the instruction to decide exactly what to do.

# Abstract /Simplified View (2nd look)




- PC is incremented by 4, by most instructions, and by 4
   + 4×offset, by branch instructions.
- □ Jump instructions change PC differently (not shown).

Louisiana State University

8- Single – Cycle Datapath - 11

CSC3501 S07

# Incrementing PC & Fetching Instruction



Louisiana State University

8- Single - Cycle Datapath - 12

# Two elements needed to implement R-formant ALU operations




add \$t1,\$t2,\$t3

Louisiana State University

8- Single - Cycle Datapath - 13

CSC3501 S07


# Complete Datapath for R-type Instructions



Louisiana State University

8- Single - Cycle Datapath - 14

# Two elements needed to implement loads and stores



lw \$t1, offset\_value(\$t2)
Sw \$t1, offset\_value(\$t2)


Compute a memory address by adding the base register (\$t2) to the 16-bit signed offset field contained in the instruction

Louisiana State University

8- Single - Cycle Datapath - 15

CSC3501 S07


## Datapath for LW and SW Instructions



### Control Unit sets:

- ALU control = 0010 (add) for address calculation for both lw and sw
- MemRead=0, MemWrite=1 and RegWrite=0 for sw
- MemRead=1, MemWrite=0 and RegWrite=1 for lw

# Datapath for R-type, LW & SW Instructions




Let us determine setting of control lines for R-type, lw & sw instructions.

Louisiana State University

8- Single - Cycle Datapath - 17


CSC3501 S07

### The datapath for a branch



Compute the branch target address by adding the sign-extended offset of the instruction to PC

# Datapath for R-type, LW, SW & BEQ




Louisiana State University

8- Single - Cycle Datapath - 19

CSC3501 S07

### ALU

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR




Generate the 4-bit ALU control input using a small control unit that has as inputs the function field of the instruction and a 2-bit control field ALUOp

### **Control**

- Selecting the operations to perform (ALU, read/write, etc.)
- Controlling the flow of data (multiplexor inputs)
- Information comes from the 32 bits of the instruction
- Example:

add \$8, \$17, \$18 Instruction Format:



ALU's operation based on instruction type and function code

Louisiana State University

8- Single – Cycle Datapath - 21

CSC3501 S07

# Load, store and branch instructions

Load or store instruction

35	or	43	rs	rt	address
	31:	26	25:21	20:16	15:0

### Branch instruction

4	rs	rt	address
 31:26	25:21	20:16	15:0

### Control

- Must describe hardware to compute 4-bit ALU control input
  - o given instruction type

00 = lw, sw 01 = beq,

ALUOp computed from instruction type

- o function code for arithmetic
- Describe it using a truth table (can turn into gates):

10 = arithmetic

AL	.UOp			Func	field			
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO	Operation
0	0	Х	Х	Х	Х	Х	Х	0010
х	1	Х	Х	Х	Х	Х	Х	0110
1	x	х	Х	0	0	0	0	0010
1	X	Х	Х	0	0	1	0	0110
1	x	Х	Х	0	1	0	0	0000
1	Х	Х	Х	0	1	0	1	0001
1	X	Х	X	1	0	1	0	0111

FIGURE 5.13 The truth table for the three ALU control bits (called Operation). The inputs are the ALUOp and function code field. Only the entries for which the ALU control is asserted are shown. Some don't-care entries have been added. For example, the ALUOp does not use the encoding II, so the truth table can contain entries IX and XI, rather than 10 and 01. Also, when the function field is used, the first two bits (FS and F4) of these instructions are always 10, so they are don't-care terms and are replaced with XX in the truth table.

Louisiana State University

8- Single - Cycle Datapath - 23

CSC3501 S07

### Truth Table for (Main) Control Unit

- ALUOp[1-0] = 00 → signal to ALU Control unit for ALU to perform add function, i.e. set Ainvert = 0, Binvert=0 and Operation=10
- ALUOp[1-0] = 01 → signal to ALU Control unit for ALU to perform subtract function, i.e. set Ainvert = 0, Binvert=1 and Operation=10
- ALUOp[1-0] = 10 → signal to ALU Control unit to look at bits I<sub>[5-0]</sub> and based on its pattern to set Ainvert, Binvert and Operation so that ALU performs appropriate function, i.e. add, sub, slt, and, or & nor


Input


R-type lw sw


beq


				Memto-	Reg	Mem	Mem			
	Op-code	RegDst	ALUSrc	Reg	Write	Read	Write	Branch	ALUOp1	ALUp0
Э	000000	1	0	0	1	d	0	0	1	0
	100011	0	1	1	1	1	0	0	0	0
	101011	d	1	d	0	0	1	0	0	0
	000100	d	0	d	0	d	0	1	0	1

Output









### Cycle Time Calculation

- Let us assume that the only delays introduced are by the following tasks:
  - Memory access (read and write time = 3 nsec)
  - Register file access (read and write time = 1 nsec)
  - ALU to perform function (= 2 nsec)
- · Under those assumption here are instruction execution times:

```
Instr
                Reg
                        ALU
                                Data
                                           Reg
       fetch
                       oper memory
                                          write
                                                  Total
                                           1 = 7 \text{ nsec}
                                       + 1 = 10 \text{ nsec}
                                               = 9 nsec
branch
                                               = 6 nsec
                                               = 3 nsec
jump
```

 Thus a clock cycle time has to be 10nsec, and clock rate = 1/10 nsec = 100MHz


Louisiana State University

8- Single - Cycle Datapath - 29

CSC3501 S07

### Single Cycle Implementation

- Calculate cycle time assuming negligible delays except:
  - memory (200ps),
     ALU and adders (100ps),
     register file access (50ps)



CSC3501 S07

Louisiana State University

### Performance of Single cycle machines

- □ Memory (200ps), ALU and adders (100ps), register file access (50ps)
- Instructions mix: 25% loads, 10% stores, 45% ALU, 15% branches, 5% jumps.
- Which of the following implementations would be faster?
  - Every instruction operates in a 1 clock cycle of a fixed length
  - Every instruction operates in a 1 clock cycle of a variable length
- □ CPU execution time = Instruction count x CPI x Clock cycle time
- □ Since CPI = 1
- □ CPU execution time = Instruction count x Clock cycle time
- Using the critical paths we can compute the required length for each class:
- R-type 400ps, Load word 600ps, Store word 550ps, Branch 350ps, jump 200ps
- □ In case 1 the clock has to be 600ps depending on the longest instruction
- A machine with a variable clock will have a clock cycle that varies between 200ps and 600ps.
- The average CPU clock cycle= 600x25% + 550x10% + 400x45% + 350x15%+200x5% = 447.5ps
- So the variable clock machine is faster 1.34 times

Louisiana State University

Louisiana State University

8- Single - Cycle Datapath - 31

CSC3501 S07

### Example

Instruction class	Fun	ctional unit	s used by the	instruction o	lass
R-type	Instructio n fetch	Register access	ALU	Register access	
Load word	Instructio n fetch	Register access	ALU	Register access	Register access
Store word	Instructio n fetch	Register access	ALU	Register access	
Branch	Instructio n fetch	Register access	ALU		
Jump	Instructio n fetch				

Instruction class	Instructio n memory	Register read	ALU	Data memory	Register write	Total
R-type	200	50	100	0	50	400ps
Load word	200	50	100	200	50	600ps
Store word	200	50	100	200	0	550ps
Branch	200	50	100	0		350ps
Jump	200					200ps

Abstract View of our single cycle process

Next PC

Next

8- Single – Cycle Datapath - 34

Louisiana State University

#### What's wrong with our CPI=1 processor? rithmetic & Logical Inst Memory Reg File ALU mux setup oad PC Inst Memory ALU Data Mem Reg File muxsetup Critical Path \$tore PC Inst Memory Reg File ALU Data Mem Branch PC Inst Memory Reg File cmp mux Long Cycle Time All instructions take as much time as the slowest Real memory is not as nice as our idealized memory o cannot always get the job done in one (short) cycle


### Where we are headed

8- Single - Cycle Datapath - 35

- Single Cycle Problems:
  - what if we had a more complicated instruction like floating point?
  - wasteful of area
- One Solution:

Louisiana State University

- o use a "smaller" cycle time
- have different instructions take different numbers of cycles
- o a "multicycle" datapath:



CSC3501 S07

## Single Cycle Processor: Conclusion



- Single Cycle Problems:
  - what if we had a more complicated instruction like floating point?
  - o a clock cycle would be much longer,
  - thus for shorter and more often used instructions, such as add & lw, wasteful of time.
- One Solution:
  - o use a "smaller" cycle time, and
  - have different instructions take different numbers of cycles.
- And that is a "multi-cycle" processor.

CSC3501 S07

Louisiana State University

8- Single - Cycle Datapath - 37