{"payload":{"header_redesign_enabled":false,"results":[{"id":"71067380","archived":false,"color":"#DAE1C2","followers":3,"has_funding_file":false,"hl_name":"nelsoncsc/basic_uvmc","hl_trunc_description":"A simple testbench with two refmods using UVM Connect","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":71067380,"name":"basic_uvmc","owner_id":19864486,"owner_login":"nelsoncsc","updated_at":"2017-08-07T11:43:19.913Z","has_issues":true}},"sponsorable":false,"topics":["systemc","uvm","systemverilog-hdl","functional-verification"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Anelsoncsc%252Fbasic_uvmc%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/nelsoncsc/basic_uvmc/star":{"post":"R81KRAHjcDsI-GocahRsZb58NnbNpEASdr1Pk7Di7pnVVEIY0d2KMc2AbKzhKkmschcmOCgbSZLu9BKpb_JGXw"},"/nelsoncsc/basic_uvmc/unstar":{"post":"Av0BleoPBVhWqzZTn6pvV9gtKlbmXEO_JloS5mEWzKCzMqU6cYtS_G3D4JkZay1qGYdvWvnfHUFu5Ca66FQsmQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"xaBciZ8wUp2MF3gueHOV4ppHw4G4lMp7Yvm2sv704zQy3eQaOTNxZNVrw31S9Dam5bbVBTaoNuIEHT76mZxyHw"}}},"title":"Repository search results"}