Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
SQRTLOG Update scr.tcl Sep 6, 2016
divider
log
peasant
sqrt
LICENSE
README.md

README.md

Copyright © sistenix.com 2016
Authors: Nelson Campos (nelson@sistenix.com) and Plateny Ponchet (plateny@gmail.com)
You can use, modify and redistribute this codes but please credit the authors.

sv_math

  • reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog