


IGEP.0022 - IGEPv2 EXPANSION - PROTO B3 -30/09/2010

REV	Description	DATE	BY
A2	First Release	24/05/2010	JAP
A3	J960 New Part Number. SAMTEC HLE SERIE (BOTTOM ENTRY)	26/05/2010	JAP
A4	U401 Incorrect schematic signals U204 Deleted 2V8 from 3V3 by using 1n4148 diodes J405 Add pins S1 and S2 connected to GND	9/06/2010	JAP
A5	Deleted U201. New U204 Regulator LM3966 for MODEM GSM/GPRS Deleted R201, F201 and D201 J991 pinout	22/06/2010	JAP
A6	New R420 between MODEM_PWRMON and 2V8 R411 and R412 new values U501A new value TVP5151PBS J990 and J960 new values U302 new value TSC2046IPWR	20/07/2010	JAP
B1	1. J301 and J302 LCD Data Bus new pinout (from 24-bit RGB to 24-bit BGR). 2. LVDS DSS interface new pinout (from 18-bit RGB ro 18-bit BGR)	9/09/2010	JAP
B2	3. Deleted nets UART3_TXD_3V3 and UART3_RXD_3V3. 4. RS232 driver various corrections 5. VGA - Deleted D801, D801, F801, R802, C811, D803 6. VGA - New capacitor 100nF from VREF to VGA_AVCC 7. VGA - C812, C813 and C814 from 47pF to 10pf 8. VGA - all BAV99L DNI 9. VGA - New BUS VGA_D[0..23] 10. LCD - New bus LCD_D[0:23]	21/09/2010	JAP
B3	11. LCD - Deleted net LCD_3V3. LCD_3V3=3V3 12. CAN - U702 OE connected to 1V8 13. CAN - new net CAN_IRQ 14. LVDS - Add new R907 and R908 15. TFT: Erased net LCD_DEN from J301:32 connector 16. TFT: New R320 J301:32 to 3V3 17. VIDEO: Erase net CAM_RESET and CAM_PDN from JC30:23,24. Erase R519 and R521. 18. CONNECTORS: Add new R909 and R910. I2C pull up 19. CONECTORS: Erased net I2C_SCL and I2C_SDA from JC30:21,22. 20. VIDEO : Y501 crystal should be 27MHZ (before 14.31818MHz) 21. VGA - U801 = ADV7125KSTZ140	30/09/2010	JAP

CONTENTS	
PAGE NO.	SCHEMATIC PAGE
1	COVER PAGE
2	MAIN POWER
3	TFT + TOUCH + BACKLIGHT
4	MODEM GSM/GPRS (Telit GE865)
5	VIDEO DECODER (Texas TVP5150)
6	RS232
7	CAN BUS (MCP2515 and MCP2551)
8	VGA INTERFACE
9	LVDS (MAX9247)
10	CAMERA
11	IGEPv2 - CONNECTOR




Integration Software and Electronics Engineering

IGEP0022

COVER

REV	DATE	DESCRIPTION	AUTHOR

SCALE **1/1**



REV. B3	SHEET 1/11
----------------	-------------------


Thursday, September 30, 2010

This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.

MAIN POWER SUPPLY (5V)


LINEAR REGULATOR (5v -> 3V8) / 3A

3V8 (VBAT,MODEM GSM/GPRS)






LINEAR REGULATOR (VBAT / 5V -> 3V3) / 1A

(MODEM GSM/GPRS)



LINEAR REGULATOR (VBAT / 5v -> 1v8) / 1A

1V8 (VIDEO DECODER)



This work is licensed under a Creative Commons Reconocimiento 3.0 Unported License. Attribution - You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

This design is *NOT SUPPORTED* and DO NOT constitute a reference design. THERE IS NO WARRANTY FOR THE DESIGN. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU.

Tuesday, September 28, 2010

REV	DATE	DESCRIPTION	AUTHOR
1	28/09/2010	MAIN POWER	ISEE
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			
65			
66			
67			
68			
69			
70			
71			
72			
73			
74			
75			
76			
77			
78			
79			
80			
81			
82			
83			
84			
85			
86			
87			
88			
89			
90			
91			
92			
93			
94			
95			
96			
97			
98			
99			
100			




IGEP0022
MAIN POWER

SCALE 1/1

REV. B3 SHEET 2/11



This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.








This work is licensed under a Creative Commons Reconocimiento 3.0 Unported License. Attribution - You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).


This design is "NOT SUPPORTED" and DO NOT constitute a reference design. THERE IS NO WARRANTY FOR THE DESIGN. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU.

Tuesday, September 28, 2010			
REV	DATE	DESCRIPTION	AUTHOR
SCALE 1/1		REV. B3	SHEET 4/11
This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.			








I2C EEPROM



This design is *NOT SUPPORTED*
and DO NOT constitute a
reference design. THERE IS NO
WARRANTY FOR THE DESIGN. THE
ENTIRE RISK AS TO THE QUALITY
AND PERFORMANCE OF THE
DESIGN IS WITH YOU.



[illegible]

Interface 1V8

8,11 R_DSS_D[0:23] >>>

R_DSS_D12 RED0
R_DSS_D13 RED1
R_DSS_D14 RED2
R_DSS_D15 RED3
R_DSS_D16 RED4
R_DSS_D17 RED5
R_DSS_D6 GREEN0
R_DSS_D7 GREEN1
R_DSS_D8 GREEN2
R_DSS_D9 GREEN3

Interface 1V8

R_DSS_D10 GREEN4
R_DSS_D11 GREEN5
R_DSS_D0 BLUE0
R_DSS_D1 BLUE1
R_DSS_D2 BLUE2
R_DSS_D3 BLUE3
R_DSS_D4 BLUE4
R_DSS_D5 BLUE5

8,11 R_DSS_HSYNC >>>
8,11 R_DSS_VSYNC >>>

8,11 R_DSS_ACBIAS >>>
8,11 R_DSS_PCLK >>>

Decoupling. Place as close as possible to GND VCC

Separate Input Supply Allows Interface to 1.8V

1V8

RGB_IN[17:0], CNTL_IN[8:0], DE_IN, PCLK_IN, PWRDWN, RNG_, PRE) at 1V8

MAX9247ECM+

U803

RGB_IN9 48
RGB_IN8 47
RGB_IN7 46
RGB_IN6 45
RGB_IN5 44
RGB_IN4 43
RGB_IN3 42
RGB_IN2 41
RGB_IN1 40
RGB_IN0 39
VCC 38
GND 37

RNG0 36
RNG1 35
VCCLVDS 34
OUT+ 33
OUT- 32
LVDSGND 31
LVDSGND 30
CMF 29
PWRDWN 28
VCCPLL 27
PLLGN 26
PRE 25

13 14 15 16 17 18 19 20 21 22 23 24 25

GND VCC CNTL_IN2 CNTL_IN3 CNTL_IN4 CNTL_IN5 CNTL_IN6 CNTL_IN7 CNTL_IN8 DE_IN PCLK_IN I.C.

3V3

Decoupling. Place as close as possible to VCC

100nF C905 1nF C906

3V3

GND

R903 0R R904 0R

RNG0,1 internally pulled down

3V3

100nF C912 1nF C913

Decoupling. Place as close as possible to VCC

GND

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908

DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

100nF C911 100nF C910

Differential pair

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

10K R902

10K R908

10K R907

DNI 0R R908


DNI 0R R907

D4S20D-40ML5-B

J991

CON_LVDS- 4
CON_LVDS- 3
CON_LVDS+ 2
CON_LVDS+ 1

<

[illegible][illegible]

Interface 1V8

8,11 R_DSS_D[0:23] >>>

R_DSS_D12 RED0
R_DSS_D13 RED1
R_DSS_D14 RED2
R_DSS_D15 RED3
R_DSS_D16 RED4
R_DSS_D17 RED5
R_DSS_D6 GREEN0
R_DSS_D7 GREEN1
R_DSS_D8 GREEN2
R_DSS_D9 GREEN3

Interface 1V8

R_DSS_D10 GREEN4
R_DSS_D11 GREEN5
R_DSS_D0 BLUE0
R_DSS_D1 BLUE1
R_DSS_D2 BLUE2
R_DSS_D3 BLUE3
R_DSS_D4 BLUE4
R_DSS_D5 BLUE5

8,11 R_DSS_HSYNC >>>
8,11 R_DSS_VSYNC >>>

8,11 R_DSS_ACBIAS >>>
8,11 R_DSS_PCLK >>>

Decoupling. Place as close as possible to GND VCC

Separate Input Supply Allows Interface to 1.8V

1V8

RGB_IN[17:0], CNTL_IN[8:0], DE_IN, PCLK_IN, PWRDWN, RNG_, PRE) at 1V8

MAX9247ECM+

U803

RGB_IN9 48
RGB_IN8 47
RGB_IN7 46
RGB_IN6 45
RGB_IN5 44
RGB_IN4 43
RGB_IN3 42
RGB_IN2 41
RGB_IN1 40
RGB_IN0 39
VCC 38
GND 37

RNG0 36
RNG1 35
VCCLVDS 34
OUT+ 33
OUT- 32
LVDSGND 31
LVDSGND 30
CMF 29
PWRDWN 28
VCCPLL 27
PLLGN 26
PRE 25

13 14 15 16 17 18 19 20 21 22 23 24 25

GND VCC CNTL_IN2 CNTL_IN3 CNTL_IN4 CNTL_IN5 CNTL_IN6 CNTL_IN7 CNTL_IN8 DE_IN PCLK_IN I.C.

3V3

Decoupling. Place as close as possible to VCC

100nF C905 1nF C906

3V3

GND

R903 0R R904 0R

RNG0,1 internally pulled down

3V3

100nF C912 1nF C913

Decoupling. Place as close as possible to VCC

GND

100nF C909 100nF C907 1nF C908

Decoupling. Place as close as possible to VCC

GND

1V8

1K R906

1K R905

1V8

Decoupling. Place as close as possible to VCC

1V8

100nF C902 1nF C901

Interface 1V8

10K R901

100nF C911 100nF C910

Differential pair

10K R902

0R R908 DNI 0R

0R R907 DNI 0R

D4S20D-40ML5-B

J991

4 3 2 1

CON_LVDS- CON_LVDS+

CON_LVDS- CON_LVDS+

10K R901

100nF C911 100nF C910

Differential pair

10K R902

0R R908 DNI 0R

0R R907 DNI 0R

D4S20D-40ML5-B

J991

4 3 2 1

CON_LVDS- CON_LVDS+

CON_LVDS- CON_LVDS+

Interface 1V8 (Top):

- 8,11 R_DSS_D[0:23] to R_DSS_D12 (RED0) through R_DSS_D9 (GREEN3)
- RGB_IN[17:0], CNTL_IN[8:0], DE_IN, PCLK_IN, PWRDWN, RNG_, PRE) at 1V8

Interface 1V8 (Bottom):

- R_DSS_D10 (GREEN4) through R_DSS_D5 (BLUE5)
- 8,11 R_DSS_HSYNC
- 8,11 R_DSS_VSYNC

MAX9247ECM+ Pin Connections:

- 1: GND
- 2: VCCIN
- 3: RGB_IN10
- 4: RGB_IN11
- 5: RGB_IN12
- 6: RGB_IN13
- 7: RGB_IN14
- 8: RGB_IN15
- 9: RGB_IN16
- 10: RGB_IN17
- 11: CNTL_IN0
- 12: CNTL_IN1
- 13: GND
- 14: VCC
- 15: CNTL_IN2
- 16: CNTL_IN3
- 17: CNTL_IN4
- 18: CNTL_IN5
- 19: CNTL_IN6
- 20: CNTL_IN7
- 21: CNTL_IN8
- 22: DE_IN
- 23: PCLK_IN
- 24: I.C.
- 25: PRE
- 26: PLLGND
- 27: VCCPLL
- 28: CMF
- 29: LVDSGND
- 30: LVDSGND
- 31: LVDSGND
- 32: LVDS+
- 33: LVDS+
- 34: VCCLVDS
- 35: RNG1
- 36: RNG0

Decoupling and Placement Instructions:

- Place as close as possible to GND/VCC for capacitors C904, C903, C902, C901, C905, C906, C907, C908, C909, C910, C911.
- Place as close as possible to VCC for capacitors C912, C913.
- Place as close as possible to VCC for decoupling capacitors C902, C901.

Other Components:

- Resistors: R903, R904, R905, R906, R907, R908, R901, R902.
- Connector: J991 (D4S20D-40ML5-B).

This work is licensed under a Creative Commons Reconocimiento 3.0 Unported License. Attribution – You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).


This design is *NOT SUPPORTED* and DO NOT constitute a reference design. THERE IS NO WARRANTY FOR THE DESIGN. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU.

IGEP0022
LVDS

Tuesday, September 28, 2010				
REV	DATE	DESCRIPTION	AUTHOR	
SCALE 1/1			REV. B3	SHEET 9/11



This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.

Camera connector.
27-pin connector J5
Camera interface




This design is *NOT SUPPORTED* and DO NOT constitute a reference design. THERE IS NO WARRANTY FOR THE DESIGN. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU.

Tuesday, September 28, 2010



 <p>ISEE Integration Software and Electronics Engineering</p>	REV	DATE	DESCRIPTION	AUTHOR
IGEP0022	SCALE	1/1	REV.	SHEET
IGEPv3 Connectors			B3	10/11
This agreement is our property. Reproduction and publication without our written authorizations shall expose offender to legal proceedings.				

This work is licensed under a Creative Commons Reconocimiento 3.0 Unported License. Attribution - You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

IGEPv2 CAM CONNECTOR



IGEPv2 RS232 CONNECTOR




This design is *NOT SUPPORTED* and DO NOT constitute a reference design. THERE IS NO WARRANTY FOR THE DESIGN. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU.

Monday, September 20, 2016

IGEP0022

IGEPv2 CONNECTORS

REV	DATE	DESCRIPTION	AUTHOR	
SCALE 1/1			REV. B3	SHEET 11/11

This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.