

Computer Architecture

CA3

RISC-V multi cycle

Mohammad Moshiri Balasoor - 810101518


Narges Elyasi - 810100258

1403.03.05


Table 3 : RV32I RISC-V Integer instructions

| op | Func3 | Func7 | Type | Mnemonic | Description | Operation |
|--------------|-------|---------|------|---------------------|-------------------------------------|-------------------------------------------------|
| 0000011(3) | 000 | | I | lb rd, imm(rs1) | Load byte | rd = SignExt([Address] _{7:0}) |
| 0000011(3) | 001 | | I | lh rd, imm(rs1) | Load half | rd = SignExt([Address] _{15:0}) |
| 0000011(3) | 010 | | I | lw rd, imm(rs1) | Load word | rd = ([Address] _{31:0}) |
| 0000011(3) | 100 | | I | lbu rd, imm(rs1) | Load byte unsigned | rd = ZeroExt([Address] _{7:0}) |
| 0000011(3) | 101 | | I | lhu rd, imm(rs1) | Load half unsigned | rd = ZeroExt([Address] _{15:0}) |
| 0010011(19) | 000 | | I | addi rd, rs1, imm | ADD immediate | rd = rs1 + SignExt(imm) |
| 0010011(19) | 001 | | I | slli rd, rs1, uimm | Shift left logical immediate | rd = rs1 << uimm |
| 0010011(19) | 010 | | I | slti rd, rs1, imm | Set less than immediate | rd = rs1 < SignExt(imm) |
| 0010011(19) | 011 | 0000000 | I | sltiu rd, rs1, imm | Set less than imm. unsigned | rd = rs1 < SignExt(imm) |
| 0010011(19) | 100 | | I | xori rd, rs1, imm | XOR immediate | rd = rs1 ^ SignExt(imm) |
| 0010011(19) | 101 | 0000000 | I | srlr rd, rs1, uimm | Shift right logical immediate | rd = rs1 >> uimm |
| 0010011(19) | 101 | 0100000 | I | srai rd, rs1, uimm | Shift right arithmetic immediate | rd = rs1 >> uimm |
| 0010011(19) | 110 | | I | ori rd, rs1, uimm | OR immediate | rd = rs1 SignExt(imm) |
| 0010011(19) | 111 | | I | andi rd, rs1, uimm | AND immediate | rd = rs1 & SignExt(imm) |
| 0010111(23) | | | U | auipc rd, rs1, uimm | ADD upper immediate to PC | rd = (upimm, 12'b0) + PC |
| 0100011(35) | | | S | sb rs2, imm(rs1) | Store byte | [Address] _{7:0} = rs2 _{7:0} |
| 0100011(35) | | | S | sh rs2, imm(rs1) | Store half | [Address] _{15:0} = rs2 _{15:0} |
| 0100011(35) | | | S | sw rs2, imm(rs1) | Store word | [Address] _{31:0} = rs2 |
| 0110011(51) | 000 | 0000000 | R | add rd, rs1, rs2 | ADD | rd = rs1 + rs2 |
| 0110011(51) | 000 | 0100000 | R | sub rd, rs1, rs2 | SUB | rd = rs1 - rs2 |
| 0110011(51) | 001 | 0000000 | R | sll rd, rs1, rs2 | Shift left logical | rd = rs1 << rs2 _{4:0} |
| 0110011(51) | 010 | 0000000 | R | slt rd, rs1, rs2 | Set less than | rd = rs1 < rs2 |
| 0110011(51) | 011 | 0000000 | R | sltu rd, rs1, rs2 | Set less than unsigned | rd = rs1 < rs2 |
| 0110011(51) | 100 | 0000000 | R | xor rd, rs1, rs2 | XOR | rd = rs1 ^ rs2 |
| 0110011(51) | 101 | 0000000 | R | srl rd, rs1, rs2 | Shift right logical | rd = rs1 >> rs2 _{4:0} |
| 0110011(51) | 101 | 0100000 | R | sra rd, rs1, rs2 | Shift right arithmetic | rd = rs1 >>>rs2 _{4:0} |
| 0110011(51) | 110 | 0000000 | R | or rd, rs1, rs2 | OR | rd = rs1 rs2 |
| 0110011(51) | 111 | 0000000 | R | and rd, rs1, rs2 | AND | rd = rs1 & rs2 |
| 0110111(55) | - | | U | lui rd, upimm | Load upper immediate | rd = {upimm, 12'b0} |
| 1100011(99) | 000 | | B | beq rs1,rs2, label | Branch if equal = | if (rs1 == rs2) PC = BTA |
| 1100011(99) | 001 | | B | bne rs1,rs2, label | Branch if not equal ≠ | if (rs1 != rs2) PC = BTA |
| 1100011(99) | 010 | | B | blt rs1,rs2, label | Branch if lower than < | if (rs1 < rs2) PC = BTA |
| 1100011(99) | 011 | | B | bge rs1,rs2, label | Branch if greater / equal ≥ | if (rs1 ≥ rs2) PC = BTA |
| 1100011(99) | 100 | | B | bltu rs1,rs2, label | Branch if lower than unsigned < | if (rs1 < rs2) PC = BTA |
| 1100011(99) | 101 | | B | bgeu rs1,rs2, label | Branch if greater / equal unsign. ≥ | if (rs1 ≥ rs2) PC = BTA |
| 1100111(103) | 000 | | I | jalr rd, rs1, label | Jump and link register | PC = rs1 + SignExt(imm) rd = PC + 4 |
| 1101111(111) | - | | J | jal rd, label | Jump and link | PC = JTA rd = PC + 4 |

Datapath



Controller



Test

```
nums = [-34, -10, 37, 46, 98, 2, 131, -982, 143, 8, 56, 36, -28, 98, 17, -7, 0, 2, 5, 91]
```

```
1  .global _boot
2
3  .text
4  _boot:
5      jal x0, FindMax
6
7      FindMax:
8          lw  x8, 1000(x0)      /* maxElement = mem[1000]
9          add x9, x0, x0        /* i
10
11         Loop:
12             addi x9, x9, 4      /* i += 4
13             slti x6, x9, 40     /* check if 10 elements are traversed (40 = 4 * 10)
14             beq x6, x0, EndLoop /* if 10 elements are traversed, jump to EndLoop
15             lw  x18, 1000(x9)   /* element = mem[i]
16             sltu x6, x8, x18    /* check if element is greater than maxElement
17             beq x6, x0, Loop    /* if element is not greater than maxElement, jump to Loop
18             add x8, x18, x0     /* maxElement = element
19             jal x0, Loop        /* jump to Loop
20
21         EndLoop:
22             sw x8, 2000(x0)     /* mem[2000] = maxElement
23             jal x0, End         /* return
24
25     End:
26
```

Instr / Data Memory :

| | | | | |
|------|----------|----------|----------|----------|
| 0 | 01101111 | 00000000 | 01000000 | 00000000 |
| 4 | 00000011 | 00100100 | 10000000 | 00111110 |
| 8 | 10110011 | 00000100 | 00000000 | 00000000 |
| 12 | 10010011 | 10000100 | 01000100 | 00000000 |
| 16 | 00010011 | 10100011 | 10000100 | 00000010 |
| 20 | 01100011 | 00001100 | 00000011 | 00000000 |
| 24 | 00000011 | 10101001 | 10000100 | 00111110 |
| 28 | 00110011 | 00110011 | 00100100 | 00000001 |
| 32 | 11100011 | 00000110 | 00000011 | 11111110 |
| 36 | 00110011 | 00000100 | 00001001 | 00000000 |
| 40 | 01101111 | 11110000 | 01011111 | 11111110 |
| 44 | 00100011 | 00101000 | 10000000 | 01111100 |
| 48 | 01101111 | 00000000 | 01000000 | 00000000 |
| 52 | XXXXXXXX | XXXXXXXX | XXXXXXXX | XXXXXXXX |
| 56 | XXXXXXXX | XXXXXXXX | XXXXXXXX | XXXXXXXX |
| 996 | XXXXXXXX | XXXXXXXX | XXXXXXXX | XXXXXXXX |
| 1000 | 11011110 | 11111111 | 11111111 | 11111111 |
| 1004 | 11110110 | 11111111 | 11111111 | 11111111 |
| 1008 | 00100101 | 00000000 | 00000000 | 00000000 |
| 1012 | 00101110 | 00000000 | 00000000 | 00000000 |
| 1016 | 01100010 | 00000000 | 00000000 | 00000000 |
| 1020 | 00000010 | 00000000 | 00000000 | 00000000 |
| 1024 | 10000011 | 00000000 | 00000000 | 00000000 |
| 1028 | 00101010 | 11111100 | 11111111 | 11111111 |
| 1032 | 10001111 | 00000000 | 00000000 | 00000000 |
| 1036 | 00001000 | 00000000 | 00000000 | 00000000 |
| 1040 | 00111000 | 00000000 | 00000000 | 00000000 |
| 1044 | 00100100 | 00000000 | 00000000 | 00000000 |
| 1048 | 11100100 | 11111111 | 11111111 | 11111111 |
| 1052 | 01100010 | 00000000 | 00000000 | 00000000 |
| 1056 | 00010001 | 00000000 | 00000000 | 00000000 |
| 1060 | 11111001 | 11111111 | 11111111 | 11111111 |
| 1064 | 00000000 | 00000000 | 00000000 | 00000000 |
| 1068 | 00000010 | 00000000 | 00000000 | 00000000 |
| 1072 | 00000101 | 00000000 | 00000000 | 00000000 |
| 1076 | 01011011 | 00000000 | 00000000 | 00000000 |
| 1080 | XXXXXXXX | XXXXXXXX | XXXXXXXX | XXXXXXXX |

Register File :

| | |
|----|--------------------------------------|
| 0 | 00000000000000000000000000000000 |
| 1 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 2 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 3 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 4 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 5 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 6 | 00000000000000000000000000000000 |
| 7 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 8 | 111111111111111111111111111110110 |
| 9 | 000000000000000000000000000001000 |
| 10 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 11 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 12 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 13 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 14 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 15 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 16 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 17 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 18 | 000000000000000000000000000001000 |
| 19 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 20 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 21 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 22 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 23 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 24 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 25 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 26 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 27 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 28 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 29 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 30 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 31 | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |

Address: decimal Data: symbolic