



**EC de programmation des composants embarqués**

**Langage VHDL**

Rendu de projet

Fait par :

- NEMIR DOUAOUA Chaima
- BELAIBOUDE Kahina

Supervisé par :

- Mr .Ali CHÉRIF


## Exercice 01:

### Exercice 01 :

1- Développer le circuit en 4 "mini circuit" :


$$S_4 = S_1 \vee S_2 \vee S_3 \vee S_4.$$

↳ 1<sup>er</sup> mini circuit :




$$S_1 = \bar{A} \wedge B \wedge C$$

↳ 2<sup>ème</sup> Mini circuit :




$$S_2 = A \wedge \bar{B} \wedge C$$

↳ 3<sup>ème</sup> Mini circuit :



$$S_3 = A \wedge B \wedge \bar{C}$$

↳ 4<sup>ème</sup> Mini circuit :



$$S_4 = A \wedge B \wedge C$$

$$M = S_1 \vee S_2 \vee S_3 \vee S_4$$

$$M = (\bar{A} \wedge B \wedge C) \vee (A \wedge \bar{B} \wedge C) \vee (A \wedge B \wedge \bar{C}) \vee (A \wedge B \wedge C)$$

A	B	C	A	B	C	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	M
0	0	0	1	1	1	0	0	0	0	0
0	0	1	1	1	0	0	0	0	0	0
0	1	0	1	0	1	0	0	0	0	0
0	1	1	1	0	0	1	0	0	0	1
1	0	0	0	1	1	0	0	0	0	0
1	0	1	0	1	0	0	1	0	0	1
1	1	0	0	0	1	0	0	1	0	1
1	1	1	0	0	0	0	0	0	1	1

( On a utilisé une extension VHDL sur vscode pour la compilation on a utiliser le compilateur de ghdl en utilisant des ligne de commande sur un terminal et pour afficher les signaux et le waves on a utilisé GTKWave )

Ça se traduit en VHDL par:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Circuit is
5      port (
6          A, B, C : in std_logic;
7          M : out std_logic
8      );
9  end entity Circuit;
10
11 architecture Archi_Circuit of Circuit is
12 begin
13     process (A, B, C)
14     begin
15         if ((not A) and B and C) = '1' or (A and (not B) and C) = '1' or (A and B and (not C)) = '1' or (A and B
16             M <= '1'; -- La sortie M est activée
17         else
18             M <= '0'; -- La sortie M est désactivée
19         end if;
20     end process;
21 end architecture Archi_Circuit;


```

À l'aide de la librairie ieee on a défini un seul composant 'Circuit' avec 3 portes à l'aide des opérateurs logiques AND, OR et NOT.

Pour le tester et implémenter la simulation on a créer un fichier e1\_test.vhdl à l'aide de la table de vérité,

```
e1_test.vhdl > behavior (test_circuit) > stimulus
4  entity test_circuit is
5      end test_circuit;
6  architecture behavior of test_circuit is
7      component Circuit is
8          Port (
9              A, B, C : in std_logic;
10             M : out std_logic
11          );
12      end component;
13      signal A_t, B_t, C_t, M : std_logic;
14  begin
15      uut: Circuit port map (A_t, B_t, C_t, M);
16      stimulus: process
17      begin
18          A_t <= '0'; B_t <= '0'; C_t <= '0'; wait for 100 ns;
19          assert (M = '0');
20          A_t <= '0'; B_t <= '0'; C_t <= '1'; wait for 100 ns;
21          assert (M = '0');
22          A_t <= '0'; B_t <= '1'; C_t <= '0'; wait for 100 ns;
23          assert (M = '0');
24          A_t <= '0'; B_t <= '1'; C_t <= '1'; wait for 100 ns;
25          assert (M = '1');
26          A_t <= '1'; B_t <= '0'; C_t <= '0'; wait for 100 ns;
27          assert (M = '0');
28          A_t <= '1'; B_t <= '0'; C_t <= '1'; wait for 100 ns;
29          assert (M = '1');
30          A_t <= '1'; B_t <= '1'; C_t <= '0'; wait for 100 ns;
31          assert (M = '1');
32          A_t <= '1'; B_t <= '1'; C_t <= '1'; wait for 100 ns;
33          assert (M = '1');
34          wait;
35      end process;
36  end behavior;
```

le résultat du test de simulation :



## Exercice 2 :

Programmation de comparateur :

A	B	A>B	A<B	A=B
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1

On peut conclure de la table de vérité que l'on a 2 entrées A et B, et 3 sorties: A>B, A<B et A=B

Ça se traduit en VHDL par :

```
Users > chainanemir > Desktop > ≡ e2.vhdl > ...
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity COMPAREUR is
5      port(
6          A,B : in std_logic;
7          AsaB, AiaB, AeaB : out std_logic
8      );
9  end COMPAREUR;
10 architecture Archi_comp of compareur is
11 begin
12     asab <= '1' when a > b else '0';
13     aiab <= '1' when a < b else '0';
14     aeab <= '1' when a = b else '0';
15 end Archi_comp;
```

À l'aide de la librairie ieee on a défini le comparateur avec 2 portes d'entrées A et B et 3 sorties : AsaB, AiaB et AeaB à l'aide des opérateurs de comparaison <, > et =.


Pour le tester et implémenter la simulation on a créé un fichier e2\_test.vhdl à l'aide de la table de vérité donnée.

```

e2_test.vhdl > behavior (test_comparateur)
3
4  entity test_comparateur is
5  end test_comparateur;
6  architecture behavior of test_comparateur is
7      component comparateur is
8      port (
9          A, B : in std_logic;
10         AsaB, AiaB, AeaB : out std_logic
11     );
12 end component;
13 signal A_t, B_t, AsaB_t, AiaB_t, AeaB_t : std_logic;
14 begin
15     uut: comparateur port map (A_t, B_t, AsaB_t, AiaB_t, AeaB_t);
16     stimulus: process
17     begin
18         A_t <= '0';
19         B_t <= '0';
20         wait for 100 ns;
21         assert (AsaB_t = '0');
22         assert (AiaB_t = '0');
23         assert (AeaB_t = '1');
24         A_t <= '0';
25         B_t <= '1';
26         wait for 100 ns;
27         assert (AsaB_t = '0');
28         assert (AiaB_t = '1');
29         assert (AeaB_t = '0');
30         A_t <= '1';
31         B_t <= '0';
32         wait for 100 ns;
33         assert (AsaB_t = '1');
34         assert (AiaB_t = '0');
35         assert (AeaB_t = '0');

```

Le résultat de test de simulation:



Exercice 03:

On a un circuit complexe pour faciliter sa manipulation on l'a découpé en 5 mini circuits

Le mini circuit contient 5 entrées  $A, B, C, D, E$ , et 2 sorties  $B_1, B_2$  où :

$$B_1 = A \text{ xor } (B \text{ and } C)$$

$$B_2 = D \text{ and } (E).$$

2<sup>ème</sup> Mini Circuit = Unité Logique : 2 entrées  $A, B$  et 3 sorties que l'on nomme  $S_1, S_2, S_3$  :

$$S_1 = A \text{ and } B$$

$$S_2 = A \text{ OR } B$$

$$S_3 = \text{No } B$$

3<sup>ème</sup> Mini Circuit = Décodeur : 2 entrées  $F_0$  et  $F_1$  et 4 sorties  $D_1, D_2, D_3, D_4$

$$D_1 = \text{No } (F_0) \text{ and } \text{No } (F_1)$$

$$D_2 = \text{No } (F_0) \text{ and } F_1$$

$$D_3 = F_0 \text{ and } \text{No } (F_1)$$

$$D_4 = F_0 \text{ and } F_1.$$

4<sup>ème</sup> Mini Circuit "additionneur" : 4 entrées  $A, B, C, D$  et 2 sorties  $A_1, A_2$

$$A_1 = (A \text{ and } B \text{ and } D) \text{ or } ((A \text{ xor } B) \text{ and } C \text{ and } D)$$

$$A_2 = (A \text{ xor } B) \text{ xor } C$$

Dernier Mini Circuit = Multiplexeur : 8 entrées et une seule sortie  $M$  :

$$M = (A \text{ and } B) \text{ or } (C \text{ and } D) \text{ or } (E \text{ and } F) \text{ or } (G \text{ and } H)$$

Ça se traduit en VHDL en :

```

vhdl U  e5_test.vhdl U  e3.vhdl 9+, U  exo3.vhdl U
exo3.vhdl > ...
1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity MiniCircuit1 is
4  port(
5      A,B,C,D,E : in std_logic;
6      B1, B2: out std_logic);
7  end MiniCircuit1;
8  architecture arch_miniCircuit1 of MiniCircuit1 is
9  begin
10     B1 <= A xor (B and C);
11     B2 <= D and E;
12 end arch_miniCircuit1;
13 library ieee;
14 use ieee.std_logic_1164.all;
15 entity UNITE_LOGIQUE is
16 port(
17     A,B : in std_logic;
18     S1, S2, S3 : out std_logic);
19 end UNITE_LOGIQUE;
20 architecture arch_uni_log of UNITE_LOGIQUE is
21 begin
22     S1 <= A and B;
23     S2 <= A or B;
24     S3 <= not B;
25 end arch_uni_log;
26 library ieee;
27 use ieee.std_logic_1164.all;
28 entity DECODEUR is
29 port(
30     F0, F1 : in std_logic;
31     D1, D2, D3, D4 : out std_logic);
32 end DECODEUR;

```

```

exo3.vhdl > ...
32     end DECODEUR;
33     architecture arch_dec of DECODEUR is
34     begin
35         D1 <= not F0 and not F1;
36         D2 <= not F0 and F1;
37         D3 <= F0 and not F1;
38         D4 <= F0 and F1;
39     end arch_dec;
40     library ieee;
41     use ieee.std_logic_1164.all;
42     entity ADDIT is
43     port(
44         A,B,C,D : in std_logic;
45         A1, A2 : out std_logic);
46     end ADDIT;
47     architecture arch_add of ADDIT is
48     begin
49         A1 <= (A and B and D) or ((A xor B) and C and D);
50         A2 <= (A xor B) xor C;
51     end arch_add;
52     library ieee;
53     use ieee.std_logic_1164.all;
54
55     entity MULTIP is
56     port(
57         A,B,C,D,E,F,G,H : in std_logic;
58         M : out std_logic);
59     end MULTIP;
60     architecture arch_mul of MULTIP is
61     begin
62         M <= (A and B) or (C and D) or (E and F) or (G and H);
63     end arch_mul;

```



```

exo3.vhdl > arch_Circuit_Complexe (MAIN) > MULTIP
73  architecture arch_Circuit_Complexe of MAIN is
74      component MiniCircuit1 is
75      port(  A,B,C,D,E : in std_logic;
76            B1, B2: out std_logic);
77      end component;
78      component UNITE_LOGIQUE is
79      port(  A: in std_logic;
80            B: in std_logic;
81            S1: out std_logic;
82            S2: out std_logic;
83            S3: out std_logic );
84      end component;
85      component ADDIT is
86      port(  A,B,C,D : in std_logic;
87            A1, A2 : out std_logic);
88      end component;
89      component MULTIP is
90      port(  A,B,C,D,E,F,G,H : in std_logic;
91            M : out std_logic);
92      end component;
93      component DECODEUR is
94      port(  F0, F1 : in std_logic;
95            D1, D2, D3, D4 : out std_logic);
96      end component;
97      signal B1, B2 : std_logic;
98      signal UL1, UL2, UL3 : std_logic;
99      signal D1, D2, D3, D4 : std_logic;
100     signal A1 : std_logic;
101  begin
102     Porte1: MiniCircuit1 port map (A=>INVA, B=>A, C=>ENA, D=>B, E=>ENB, B1=>B1, B2=>B2);
103     Porte2: UNITE_LOGIQUE port map (A=>B1, B=>B2, S1=>UL1, S2=>UL2, S3=>UL3);
104     Porte3: DECODEUR port map (F0=>F0, F1=>F1, D1=>D1, D2=>D2, D3=>D3, D4=>D4);
105     Porte4: ADDIT port map (A=>B1, B=>B2, C=>Cin, D=>D4, A1=>C_out, A2=>A1);

```


Pour le tester:

```

e3_test.vhdl > behavior (CircuitComplex_test) > @line23
5  entity CircuitComplex_test is
6  end CircuitComplex_test;
7  architecture behavior of CircuitComplex_test is
8      signal A, B, Cin, F0, F1, INVA, ENA, ENB : std_logic;
9      signal C_out, X : std_logic;
10  begin
11      uut: entity work.MAIN
12      port map (
13          A => A,
14          B => B,
15          Cin => Cin,
16          F0 => F0,
17          F1 => F1,
18          INVA => INVA,
19          ENA => ENA,
20          ENB => ENB,
21          C_out => C_out,
22          X => X);
23  process
24  begin
25      A <= '0';
26      B <= '1';
27      Cin <= '0';
28      F0 <= '0';
29      F1 <= '1';
30      INVA <= '1';
31      ENA <= '1';
32      ENB <= '0';
33      wait for 10 ns;
34      report "C_out = " & std_logic'image(C_out);
35      report "X = " & std_logic'image(X);
36      wait;
37  end process;

```

Le résultat de test:



### Exercise 04:

Programmer un décompte circulaire front descendant d'horloge de 20 à à ensuite de 0 à 20 :

On a défini un composant `CompteurCirculaire` contenant 'count\_max' qui définit la valeur 20 'hlg' qui représente l'horloge, 'r' est une entrée de réinitialisation et 'compteur' est la sortie qui représente la valeur actuelle de décompte.

Le processus 'Behavioral' gère le processus de décompte, une fois le compteur atteint 0, il est réinitialiser à la valeur maximal: 20.

```

e4.vhdl > Behavioral (CompteurCirculaire) > @line18
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity CompteurCirculaire is
6      generic (
7          MAX_COUNT : natural := 20
8      );
9      port (
10         hlg : in STD_LOGIC;
11         r : in STD_LOGIC;
12         compteur : out natural range 0 to MAX_COUNT
13     );
14 end CompteurCirculaire;
15 architecture Behavioral of CompteurCirculaire is
16     signal count : natural range 0 to MAX_COUNT;
17 begin
18     process (hlg, r)
19     begin
20         if r = '1' then
21             count <= MAX_COUNT;
22         elsif falling_edge(hlg) then
23             if count = 0 then
24                 count <= MAX_COUNT;
25             else
26                 count <= count - 1;
27             end if;
28         end if;
29     end process;
30     compteur <= count;
31 end Behavioral;

```


Pour le tester :

```

e4_test.vhdl > Behavioral (TestCompteurCirculaire)
12     signal compteur : natural;
13 begin
14     uut: entity work.CompteurCirculaire
15         generic map (
16             MAX_COUNT => 20
17         )
18         port map (
19             hlg => hlg,
20             r => r,
21             compteur => compteur
22         );
23     clk_process: process
24     begin
25         while now < 1000 ns loop
26             hlg <= '0';
27             wait for CLK_PERIOD / 2;
28             hlg <= '1';
29             wait for CLK_PERIOD / 2;
30         end loop;
31         wait;
32     end process;
33
34     reset_process: process
35     begin
36         r <= '1';
37         wait for 50 ns;
38         r <= '0';
39         wait;
40     end process;
41     display_process: process
42     begin
43         while now < 1000 ns loop
44             wait for CLK_PERIOD;

```

Le résultat de test :



### Exercice 05:

On a un circuit qui se compose de 3 entrées C2, C1 et C0 et 8 sortie S0, S1, ..., S7

$$\begin{aligned}
 S_0 &= \overline{C_2} \wedge \overline{C_1} \wedge \overline{C_0} \\
 S_1 &= \overline{C_2} \wedge \overline{C_1} \wedge C_0 \\
 S_2 &= \overline{C_2} \wedge C_1 \wedge \overline{C_0} \\
 S_3 &= \overline{C_2} \wedge C_1 \wedge C_0 \\
 S_4 &= C_2 \wedge \overline{C_1} \wedge \overline{C_0} \\
 S_5 &= C_2 \wedge \overline{C_1} \wedge C_0 \\
 S_6 &= C_2 \wedge C_1 \wedge \overline{C_0} \\
 S_7 &= C_2 \wedge C_1 \wedge C_0
 \end{aligned}$$

Table de vérité :

C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Ça se traduit en VHDL par :

```

e5.vhdl > behavior (Circuit5)
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Circuit5 is
5      Port (
6          C2, C1, C0 : in std_logic;
7          S0, S1, S2, S3, S4, S5, S6, S7 : out std_logic
8      );
9  end Circuit5;
10
11  architecture behavior of Circuit5 is
12  begin
13      S0 <= not C2 and not C1 and not C0;
14      S1 <= not C2 and not C1 and C0;
15      S2 <= not C2 and C1 and not C0;
16      S3 <= not C2 and C1 and C0;
17      S4 <= C2 and not C1 and not C0;
18      S5 <= C2 and not C1 and C0;
19      S6 <= C2 and C1 and not C0;
20      S7 <= C2 and C1 and C0;
21  end behavior;

```

Pour le tester :

```

e5_test.vhdl > behavior (Test_Circuit5) > uut
6
7  architecture behavior of Test_Circuit5 is
8      component Circuit5 is
9          Port (
10             C2, C1, C0 : in std_logic;
11             S0, S1, S2, S3, S4, S5, S6, S7 : out std_logic
12          );
13      end component;
14
15      signal C2_t, C1_t, C0_t : std_logic;
16      signal S0_t, S1_t, S2_t, S3_t, S4_t, S5_t, S6_t, S7_t : std_logic;
17
18  begin
19      uut: Circuit5 port map (C2_t, C1_t, C0_t, S0_t, S1_t, S2_t, S3_t, S4_t, S5_t, S6_t, S7_t);
20      stimulus: process
21      begin
22          C2_t <= '0'; C1_t <= '0'; C0_t <= '0'; wait for 10 ns;
23          assert (S0_t = '1' and S1_t = '0' and S2_t = '0' and S3_t = '0' and S4_t = '0' and S5_t = '0' and S6_t = '0' and S7_t = '0');
24
25          C2_t <= '0'; C1_t <= '0'; C0_t <= '1'; wait for 10 ns;
26          assert (S0_t = '0' and S1_t = '0' and S2_t = '1' and S3_t = '0' and S4_t = '0' and S5_t = '0' and S6_t = '0' and S7_t = '1');
27
28          C2_t <= '0'; C1_t <= '1'; C0_t <= '0'; wait for 10 ns;
29          assert (S0_t = '0' and S1_t = '0' and S2_t = '1' and S3_t = '0' and S4_t = '0' and S5_t = '0' and S6_t = '1' and S7_t = '0');
30
31          C2_t <= '0'; C1_t <= '1'; C0_t <= '1'; wait for 10 ns;
32          assert (S0_t = '0' and S1_t = '0' and S2_t = '0' and S3_t = '1' and S4_t = '0' and S5_t = '0' and S6_t = '1' and S7_t = '1');
33
34          C2_t <= '1'; C1_t <= '0'; C0_t <= '0'; wait for 10 ns;
35          assert (S0_t = '0' and S1_t = '0' and S2_t = '0' and S3_t = '0' and S4_t = '1' and S5_t = '0' and S6_t = '0' and S7_t = '0');
36
37          C2_t <= '1'; C1_t <= '0'; C0_t <= '1'; wait for 10 ns;
38          assert (S0_t = '0' and S1_t = '0' and S2_t = '0' and S3_t = '0' and S4_t = '0' and S5_t = '1' and S6_t = '0' and S7_t = '1');

```

Le résultat de simulation:

