

The Design of a Relay Computer


Harry Porter, Ph.D.
Portland State University

April 24, 2006







Double Throw Relay




Double Throw Relay




Four Pole, Double Throw Relay





Four Pole, Double Throw Relay







Schematic Diagrams










Schematic Diagrams







Schematic Diagrams







The "NOT" Circuit







The "NOT" Circuit







The "NOT" Circuit








The "OR" Circuit





























b	C	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0




b	С	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0




b	C	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0




b	С	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0




b	С	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0




b	С	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0




b	C	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0



b	C	NOT	AND	OR	XOR
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0




Eight 1-bit circuits can be combined to build an...




The "Full Adder" Circuit

Cyin	В	С	Cyout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




8 full-adders can be combined to build an...

8-Bit Adder




8 full-adders can be combined to build an...

8-Bit Adder




8 full-adders can be combined to build an...


8-Bit Adder



The Zero-Detect Circuit




The Zero-Detect Circuit





35


Enable Circuit



Enable Circuit








3-to-8 Decoder

fo	$\mathbf{f_1}$	f ₂	OUTPUT							
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


3-to-8 Decoder

fo	f ₁	f ₂	OUTPUT							
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1




3-to-8 Decoder


fo	f_1	f ₂	OUTPUT							
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1











An 8-Bit ALU

















8-Bit Registers




8-Bit Registers




16-Bit "Address" Bus





8-bit Data Bus





System Architecture

















32K Byte Static RAM Chip


LEDs


8 FET Power Transistors (to drive relays during a memory-read operation)





































































































Clock Timing Diagram



Clock Timing Diagram





Clock Timing Diagram





Finite State Machine (1) + (2) + (3) + (4) + (5) + (6) + (7) + (8)


Output from FSA














Instruction Decoding









Control Signals

(Load, Select, Mem-Read, etc.)


Instruction Decoding




Instruction Timing - 16-bit Move




Finite State Machine



Finite State Machine



Instruction Decoding and Control



The Instruction Set (1)

Move

```
0 0 d d d s s s
```

```
ddd = destination register
sss = source register
(A, B, C, D, M<sub>1</sub>, M<sub>2</sub>, X or Y)
```

ALU

Load Immediate

16-bit Increment

$$XY \leftarrow XY + 1$$

The Instruction Set (2)

Load

 \mathbf{rr} = destination register (A, B, C, D) $reg \leftarrow [M]$

Store

Load 16-bit Immediate





Load the immediate value into M (i.e., M_1 and M_2)

Halt

The Instruction Set (3)

Goto

1 1 1 0 0 1 1 0

aaaaaaa

aaaaaaa

Branch to the given address

Call

1 1 1 0 0 1 1 1

a a a a a a a

aaaaaaa

Branch to the given address Save return location in XY register

Return / Branch Indirect

1 0 1 0 1 0 1 0

PC ← XY

16-Bit Move

1 0 1 0 d s s 0

d = destination register (PC or XY)

s = source register (M, XY or J)

The Instruction Set (4)

Branch If Negative

1 1 1 1 0 0 0 0

aaaaaaa

aaaaaaa

Branch to the given address if S = 1

Branch If Carry

1 1 1 0 1 0 0 0

a a a a a a a

aaaaaaa

Branch to the given address if Cy = 1

Branch If Zero

1 1 1 0 0 1 0 0

a a a a a a a

aaaaaaa

Branch to the given address if Z = 1

Branch If Not Zero

1 1 1 0 0 0 1 0

a a a a a a a

a a a a a a a

Branch to the given address if Z = 0

An Example Program

```
address
                instr
                           assembly
                                        comment
             0011 1001
0000 0000
                           Y=B
                                        Y ← B
              0011 0110
                                        x \leftarrow 0
0000 0001
                            x=0
                        A=¬B
0000 0010
              1000 0101
                                        If sign(Y) == 1
                         BNEG Else
0000 0011
              1111 0000
0000 0100
              0000 0000
0000 0101
              0000 0111
              0011 0010
                                          x \leftarrow c
0000 0110
                            x=c
                         Else:
0000 0111
                            A=-7
              0101 1001
0000 1000
              0001 1000
                            D=A
                         Loop:
                                      Loop:
                                        Shift X left (circular)
0000 1001
              0000 1110
                            B=X
0000 1010
              1000 0110
                            A=B<<1
                          x=A
0000 1011
              0011 0000
                        B=Y
A=B<<1
0000 1100
                                        Shift Y left (circular)
              0000 1111
0000 1101
              1000 0110
0000 1110
              0011 1000
                        Y=A
                         B=Y
A=¬B
                                        If sign(Y) == 1
0000 1111
              0000 1111
0001 0000
              1000 0101
0001 0001
           1111 0000
                        BNEG Else2
0001 0010
              0000 0000
0001 0011
              0001 0111
                                            X \leftarrow X + C
0001 0100
              0000 1110
                            B=X
0001 0101
              1000 0000
                            A=B+C
0001 0110
              0011 0000
                            X=A
                         Else2:
                                        D \leftarrow D + 1
0001 0111
              0000 1011
                            B=D
0001 1000
              1000 1001
                            D=B+1
0001 1001
              1110 0010
                            BNZ Loop
                                        If D != 0 goto Loop
0001 1010
              0000 0000
0001 1011
              0000 1001
0001 1100
              1010 1110
                            HALT
                                        HALT
```