








CPU read data can be:  
1: Read REG\_VRAMMOD  
2: Read REG\_LSPCMODE (RASTER,000,VMODE,AA2~0)  
7: Read REG\_VRAMRW low buffer  
8: Read REG\_VRAMRW high buffer








Address update type


0=New address set  
1=Use auto-inc


000: REG\_VRAMADDR set address  
001: REG\_VRAMRW auto-inc

Selects between high/low VRAM or  
VRAM\_MOD/LSPC\_MODE

VRAM_A_R15	A2	A1	C20A	C22B	CPU_READ_SEL	Read type
0	0	0	0	1	0	VRAM data low
0	0	1	0	1	0	VRAM data low
0	1	0	1	0	0	VRAM modulo
0	1	1	0	0	1	LSPC mode
1	0	0	0	0	1	VRAM data high
1	0	1	0	0	1	VRAM data high
1	1	0	1	0	0	VRAM modulo
1	1	1	0	0	1	LSPC mode







Fast VRAM address can be:

ABC SCB3 read for parsing 010  
001 CPU access xxx  
010 Active list write 110  
011 CPU access xxx  
100 Rendering read xxx  
101 Active list read 110  
110 Rendering read xxx  
111 Active list read 110

10 9 8 7 6 5 4 3 2 1 0  
B B N n n n n n n n n

n = sprite # (0\*511)  
N = sprite # on active list select  
B = bank (\$000 \$200 \$400 \$600)








NAND mux notes:  
8-to-1 (3 select bits \* 2 = 6 lines)  
Made of 2x 16-input NANDs


Select lines:  
1,2,3,5,6,7,9,10,11,13,14,15

Data inputs:  
4,8,12,16













Horizontal shrink "lookup"




Vertical shrink






## RASTER COUNTER








## SYNC/BLANKING




## PIXEL COUNTER

Counts from \$80 to \$200 (384 pixels)







Parsing state control



Parsing address counter



Active list write counter



Active list read counter

