# Computer Languages


Code generation: instruction Selection

Verónica Gaspes


School of Information Science, Computer and Electrical Engineering

March 4
www2.hh.se/staff/vero/languages


### The back-end



### The back-end



### The back-end



### Observation

For the back-end we no longer look at *minijava*! We compile IR-trees to assembler.

# A small minijava program

```
class A{
   public static void main(String[] a){
      System.out.println(new B().f(3).f());
class B{
   int x;
   int y;
   public C f(int z){
      if (x < y) x=z+1; else x=z+x;
      return new C();
class C{
   public int f(){return 3;}
```

# The result of translating it

```
PROCEDURE :main
EXPS(
CALL(
  NAME _printint,
  CONST 0,
  CALL(
   NAME C_f,
   CALL(
    NAME B_f,
    CALL(
     NAME _malloc,
     CONST 0,
     CONST 8),
    CONST 3))))
```

# The result of translating it

```
PROCEDURE :B_f
PROCEDURE :main
                      MOVE(
EXPS(
                       TEMP t32,
CALL(
                       ESEQ(
  NAME _printint,
                        SEQ(
  CONST 0,
                         SEQ(
  CALL(
                          CJUMP(LT,
   NAME C_f,
                           MEM(
   CALL(
                             BINOP (PLUS,
    NAME B_f,
                              TEMP t64,
    CALL(
                              CONST 0)).
     NAME _malloc,
                            MEM(
     CONST 0,
                             BINOP (PLUS,
     CONST 8),
                              TEMP t64,
    CONST 3))))
                              CONST 4)),
                            LO,L1),
```

# The result of translating it

```
PROCEDURE :B_f
PROCEDURE :main
                      MOVE(
EXPS(
                       TEMP t32,
CALL(
                       ESEQ(
  NAME _printint,
                        SEQ(
  CONST 0,
                         SEQ(
  CALL(
                                             PROCEDURE : C_f
                          CJUMP(LT,
   NAME C_f,
                                             MOVE (
                           MEM(
   CALL(
                                              TEMP t32,
                             BINOP(PLUS.
                                              CONST 3)
    NAME B_f,
                              TEMP t64,
    CALL(
                              CONST 0)).
     NAME _malloc,
                            MEM(
     CONST 0,
                             BINOP (PLUS.
     CONST 8),
                              TEMP t64,
    CONST 3))))
                              CONST 4)),
                            LO,L1),
```

# (almost)All of B\_f

```
MOVE(
 TEMP t32,
 ESEQ(
  SEQ(
   SEQ(
    CJUMP(LT,
     MEM(
      BINOP (PLUS,
       TEMP t64,
       CONST 0)),
     MEM(
      BINOP (PLUS,
       TEMP t64,
       CONST 4)),
     LO,L1),
```

# (almost)All of B\_f

```
MOVE(
                      SEQ(
 TEMP t32,
                       SEQ(
 ESEQ(
                        SEQ(
  SEQ(
                         LABEL LO,
   SEQ(
                         MOVE(
    CJUMP(LT,
                           MEM(
     MEM(
                            BINOP (PLUS,
      BINOP (PLUS,
                             TEMP t64,
       TEMP t64,
                             CONST 0)),
       CONST 0)),
                          BINOP (PLUS,
     MEM(
                            TEMP t65,
      BINOP (PLUS,
                            CONST 1))),
       TEMP t64,
                        JUMP (
       CONST 4)),
                         NAME L2)),
     LO,L1),
```

# (almost)All of B\_f

```
SEQ(
MOVE(
                      SEQ(
                                              SEQ(
 TEMP t32,
                        SEQ(
                                               LABEL L1,
 ESEQ(
                         SEQ(
                                               MOVE(
  SEQ(
                          LABEL LO,
                                                 MEM(
   SEQ(
                          MOVE(
                                                  BINOP (PLUS,
    CJUMP(LT,
                           MEM(
                                                   TEMP t64,
     MEM(
                            BINOP (PLUS,
                                                   CONST 0)),
      BINOP (PLUS,
                             TEMP t64,
                                                 BINOP (PLUS,
       TEMP t64,
                             CONST 0)),
                                                  TEMP t65,
       CONST 0)),
                           BINOP (PLUS,
                                                  MEM(
     MEM(
                            TEMP t65,
                                                   BINOP (PLUS,
      BINOP (PLUS,
                            CONST 1))),
                                                    TEMP t64,
       TEMP t64,
                         JUMP (
                                                    CONST 0)))),
       CONST 4)),
                          NAME L2)),
                                              JUMP (
     LO,L1),
```

NAME L2)))).

```
LABEL L6 MOVE(
CJUMP(LT, MEM( LABEL L2
MEM (
 BINOP(PLUS, TEMP t64, TEMP t32,
  TEMP t64, CONST 0)). CALL(
  CONST 0)), BINOP(PLUS, NAME _malloc,
MEM(
 BINOP(PLUS, MEM( CONST 0))
  TEMP t64, BINOP(PLUS, JUMP(
  CONST 4)), TEMP t64, NAME L5)
LO,L1)
```

```
LABEL L1
LABEL L6
             MOVE (
CJUMP(LT,
              MEM(
MEM (
               BINOP(PLUS, MOVE(
 BINOP (PLUS,
                TEMP t64, TEMP t32,
  TEMP t64,
                CONST 0)), CALL(
  CONST 0)), BINOP(PLUS, NAME _malloc,
MEM(
               TEMP t65, CONST 0,
 BINOP(PLUS,
               MEM(
  TEMP t64,
             BINOP(PLUS, JUMP(
  CONST 4)),
                 TEMP t64, NAME L5)
LO,L1)
                 CONST 0)))
```

```
LABEL L1
LABEL L6
             MOVE (
CJUMP(LT,
                         LABEL L2
             MEM(
MEM (
               BINOP(PLUS, MOVE(
 BINOP (PLUS,
             TEMP t64, TEMP t32,
  TEMP t64,
                CONST 0)), CALL(
  CONST 0)), BINOP(PLUS, NAME _malloc,
MEM(
               TEMP t65, CONST 0,
                         CONST 0))
 BINOP(PLUS,
               MEM(
  TEMP t64, BINOP(PLUS, JUMP(
  CONST 4)),
                TEMP t64, NAME L5)
LO,L1)
                CONST ())))
```

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions
- For each instruction keep a list of the temporaries used.

- Build a flow graph where instructions are nodes and edgessare reflect usage of temporaries.
- Color the graph to find independent temporaries
- Assign registers to instructions

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions.
- For each instruction keep a list of the temporaries used.

- Build a *flow graph* where instructions are nodes and edgessare reflect usage of temporaries.
- Color the graph to find independent temporaries
- Assign registers to instructions.

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions.
- For each instruction keep a list of the temporaries used.

- Build a *flow graph* where instructions are nodes and edgess reflect usage of temporaries.
- Color the graph to find independent temporaries
- Assign registers to instructions.

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions.
- For each instruction keep a list of the temporaries used.

- Build a flow graph where instructions are nodes and edges reflect usage of temporaries.
- Color the graph to find independent temporaries.
- Assign registers to instructions

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions.
- For each instruction keep a list of the temporaries used.

- Build a *flow graph* where instructions are nodes and edges reflect usage of temporaries.
- Color the graph to find independent temporaries.
- Assign registers to instructions.

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions.
- For each instruction keep a list of the temporaries used.

- Build a *flow graph* where instructions are nodes and edges reflect usage of temporaries.
- Color the graph to find independent temporaries.
- Assign registers to instructions.

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions.
- For each instruction keep a list of the temporaries used.

- Build a *flow graph* where instructions are nodes and edges reflect usage of temporaries.
- Color the graph to find independent temporaries.
- Assign registers to instructions.

Purpose: Generate a file with assembler code for a target machine

#### Instruction Selection

- Study the instructions of the target architecture.
- Program how to match each IR statement with machine instructions.
- For each instruction keep a list of the temporaries used.

- Build a *flow graph* where instructions are nodes and edges reflect usage of temporaries.
- Color the graph to find independent temporaries.
- Assign registers to instructions.

- The assembler instructions of the target machine can be studied from the documentation following with the SPIM simulator (linked from the course's homepage).
- To develop the program assigning assembler instructions to IR statements, we follow the algorithm suitable for RISC architectures presented in the book:

- The assembler instructions of the target machine can be studied from the documentation following with the SPIM simulator (linked from the course's homepage).
- To develop the program assigning assembler instructions to IR statements, we follow the algorithm suitable for RISC architectures presented in the book:

- Identify patterns of trees that are implemented by assembler instructions
- Tile the IR tree using these patterns so that all nodes in the tree are covered
- Output the sequence of instructions corresponding to the tiling

- The assembler instructions of the target machine can be studied from the documentation following with the SPIM simulator (linked from the course's homepage).
- To develop the program assigning assembler instructions to IR statements, we follow the algorithm suitable for RISC architectures presented in the book:

- Identify patterns of trees that are implemented by assembler instructions
- Tile the IR tree using these patterns so that all nodes in the tree are covered
- Output the sequence of instructions corresponding to the tiling

- The assembler instructions of the target machine can be studied from the documentation following with the SPIM simulator (linked from the course's homepage).
- To develop the program assigning assembler instructions to IR statements, we follow the algorithm suitable for RISC architectures presented in the book:

- Identify patterns of trees that are implemented by assembler instructions
- Tile the IR tree using these patterns so that all nodes in the tree are covered
- Output the sequence of instructions corresponding to the tiling

- The assembler instructions of the target machine can be studied from the documentation following with the SPIM simulator (linked from the course's homepage).
- To develop the program assigning assembler instructions to IR statements, we follow the algorithm suitable for RISC architectures presented in the book:

- Identify patterns of trees that are implemented by assembler instructions
- Tile the IR tree using these patterns so that all nodes in the tree are covered
- Output the sequence of instructions corresponding to the tiling

- The assembler instructions of the target machine can be studied from the documentation following with the SPIM simulator (linked from the course's homepage).
- To develop the program assigning assembler instructions to IR statements, we follow the algorithm suitable for RISC architectures presented in the book:

- Identify patterns of trees that are implemented by assembler instructions
- Tile the IR tree using these patterns so that all nodes in the tree are covered
- Output the sequence of instructions corresponding to the tiling

ADD	$r_i \leftarrow r_j + r_k$
MUL	$r_i \leftarrow r_j * r_k$
SUB	$r_i \leftarrow r_j - r_k$
DIV	$r_i \leftarrow r_j/r_k$
ADDI	$r_i \leftarrow r_j + c$
SUBI	$r_i \leftarrow r_j + c$
LOAD	$r_i \leftarrow M[r_j + c]$
STORE	$M[r_i + c] \leftarrow r_i$

There are only arithmetic and memory instructions (no jumps!).

 $r_0$  is allways 0

ADD	$r_i \leftarrow r_j + r_k$
MUL	$r_i \leftarrow r_j * r_k$
SUB	$r_i \leftarrow r_j - r_k$
DIV	$r_i \leftarrow r_j/r_k$
ADDI	$r_i \leftarrow r_j + c$
SUBI	$r_i \leftarrow r_j + c$
LOAD	$r_i \leftarrow M[r_j + c]$
STORE	$M[r_j+c] \leftarrow r_i$
MOVEM	$M[r_j] \leftarrow M[r_i]$

ADD	$r_i \leftarrow r_j + r_k$
MUL	$r_i \leftarrow r_j * r_k$
SUB	$r_i \leftarrow r_j - r_k$
DIV	$r_i \leftarrow r_j/r_k$
ADDI	$r_i \leftarrow r_j + c$
SUBI	$r_i \leftarrow r_j + c$
LOAD	$r_i \leftarrow M[r_j + c]$
STORE	$M[r_j+c] \leftarrow r_i$

 $M[r_i] \leftarrow M[r_i]$ 

MOVEM

There are only arithmetic and memory instructions (no jumps!).

 $r_0$  is allways 0

ADD	$r_i \leftarrow r_j + r_k$
MUL	$r_i \leftarrow r_j * r_k$
SUB	$r_i \leftarrow r_j - r_k$
DIV	$r_i \leftarrow r_j/r_k$
ADDI	$r_i \leftarrow r_j + c$
SUBI	$r_i \leftarrow r_j + c$
LOAD	$r_i \leftarrow M[r_j + c]$
CTODE	Λ4Γ . 1

STORE $M[r_j + c] \leftarrow r_i$ MOVEM $M[r_j] \leftarrow M[r_i]$ 

There are only arithmetic and memory instructions (no jumps!).

 $r_0$  is allways 0

ADD	$r_i \leftarrow r_j + r_k$
MUL	$r_i \leftarrow r_j * r_k$
SUB	$r_i \leftarrow r_j - r_k$
DIV	$r_i \leftarrow r_j/r_k$
ADDI	$r_i \leftarrow r_j + c$
SUBI	$r_i \leftarrow r_j + c$
LOAD	$r_i \leftarrow M[r_j + c]$
STORE	$M[r_j+c]\leftarrow r_i$

MOVEM

 $M[r_i] \leftarrow M[r_i]$ 

There are only arithmetic and memory instructions (no jumps!).

 $r_0$  is allways 0.

# Identifying patterns

Instruction	Patterns
$r_i$	
$r_i \leftarrow r_j + r_k$	
$r_i \leftarrow r_j + c$	BINOP(+, CONST()) $BINOP(+, CONST(), CONST()$
$r_i \leftarrow M[r_j + c]$	$MEM(BINOP(+,_,CONST())) MEM(CONST())$
$r_i \leftarrow M[r_j + c]$	MOVE(MEM(BINOP(+, ,CONST())), ) $MOVE(,MEM(BINOP(+, ,CONST())))$
$M[r_j] \leftarrow M[r_i]$	

#### Importan

All IR nodes should be covered by some pattern

# Identifying patterns

Instruction	Patterns
ri	TEMP()
$r_i \leftarrow r_j + r_k$	BINOP(+,,)
$r_i \leftarrow r_j + c$	$BINOP(+,\_,CONST())$ $BINOP(+,CONST(),\_)$ $CONST()$
$r_i \leftarrow M[r_j + c]$	$MEM(BINOP(+,_,CONST()))$ $MEM(CONST())$
$r_i \leftarrow M[r_j + c]$	MOVE(MEM(BINOP(+, , CONST())), ) $MOVE(-, MEM(BINOP(+, , CONST())))$
$M[r_j] \leftarrow M[r_i]$	$MOVE(MEM(_),MEM(_))$

#### Importan

All IR nodes should be covered by some pattern

# Identifying patterns

Instruction	Patterns
ri	TEMP()
$r_i \leftarrow r_j + r_k$	BINOP(+,,)
$r_i \leftarrow r_j + c$	BINOP(+, CONST()) $BINOP(+, CONST(), CONST()$
$r_i \leftarrow M[r_j + c]$	$MEM(BINOP(+,_,CONST())) MEM(CONST())$
$r_i \leftarrow M[r_j + c]$	MOVE(MEM(BINOP(+, ,CONST())), ) $MOVE(-,MEM(BINOP(+, ,CONST())))$
$M[r_j] \leftarrow M[r_i]$	$MOVE(MEM(_),MEM(_))$

### Important

All IR nodes should be covered by some pattern!

- View the tree patterns as tiles and cover the IR-tree that is being translated with nonoverlapping tiles.
- Greedy algorithm:
  - Starting with the root of the Ht tree hind the targest till than his.
  - cover the root and subnodes matching the tile,
- recursively apply the algorithm on all non-covered subtrees
- Examples on the whiteboard!

- View the tree patterns as tiles and cover the IR-tree that is being translated with nonoverlapping tiles.
- Greedy algorithm:
  - Starting with the root of the IR tree find the largest tile than
    fits.
    - cover the root and subnodes matching the tile,
  - recursively apply the algorithm on all non-covered subtrees
- Examples on the whiteboard!

- View the tree patterns as tiles and cover the IR-tree that is being translated with nonoverlapping tiles.
- Greedy algorithm:
  - Starting with the root of the IR tree find the largest tile that fits,
  - cover the root and subnodes matching the tile,
  - recursively apply the algorithm on all non-covered subtrees
- Examples on the whiteboard!

- View the tree patterns as tiles and cover the IR-tree that is being translated with nonoverlapping tiles.
- Greedy algorithm:
  - Starting with the root of the IR tree find the largest tile that fits,
  - cover the root and subnodes matching the tile,
  - recursively apply the algorithm on all non-covered subtrees.
- Examples on the whiteboard

- View the tree patterns as tiles and cover the IR-tree that is being translated with nonoverlapping tiles.
- Greedy algorithm:
  - Starting with the root of the IR tree find the largest tile that fits,
  - cover the root and subnodes matching the tile,
  - recursively apply the algorithm on all non-covered subtrees.
- Examples on the whiteboard!

- View the tree patterns as tiles and cover the IR-tree that is being translated with nonoverlapping tiles.
- Greedy algorithm:
  - Starting with the root of the IR tree find the largest tile that fits,
  - cover the root and subnodes matching the tile,
  - recursively apply the algorithm on all non-covered subtrees.
- Examples on the whiteboard!

- View the tree patterns as tiles and cover the IR-tree that is being translated with nonoverlapping tiles.
- Greedy algorithm:
  - Starting with the root of the IR tree find the largest tile that fits,
  - cover the root and subnodes matching the tile,
  - recursively apply the algorithm on all non-covered subtrees.
- Examples on the whiteboard!

- The result of instruction selection is a list of instructions.
- An instruction can
  - be formatted: made into a string to contribute one line to the assembler file.
  - return the list of registers it uses (sources) and the list of
  - registers it multilies (restrictions). These 2 lists are later uses the register allocator.
    - return the list of labels it jumps to.

- The result of instruction selection is a list of instructions.
- An instruction can
  - be formatted: made into a string to contribute one line to the assembler file
    - return the list of registers it uses (sources) and the list of registers it modifies (destinations). These 2 lists are later used by the register allocator.
  - return the list of labels it jumps to

- The result of instruction selection is a list of instructions.
- An instruction can
  - be formatted: made into a string to contribute one line to the assembler file
  - return the list of registers it uses (sources) and the list of registers it modifies (destinations). These 2 lists are later used by the register allocator.
  - return the list of labels it jumps to

- The result of instruction selection is a list of instructions.
- An instruction can
  - be formatted: made into a string to contribute one line to the assembler file
  - return the list of registers it uses (sources) and the list of registers it modifies (destinations). These 2 lists are later used by the register allocator.
  - return the list of labels it iumps to.

- The result of instruction selection is a list of instructions.
- An instruction can
  - be formatted: made into a string to contribute one line to the assembler file
  - return the list of registers it uses (sources) and the list of registers it modifies (destinations). These 2 lists are later used by the register allocator.
  - return the list of labels it jumps to.

- The result of instruction selection is a list of instructions.
- An instruction can
  - be formatted: made into a string to contribute one line to the assembler file
  - return the list of registers it uses (sources) and the list of registers it modifies (destinations). These 2 lists are later used by the register allocator.
  - return the list of labels it jumps to.

```
package assem;
public abstract class Instr {
   public String assem;
   public Temp[] use;
   public Temp[] def;
   public String format(TempMap m) {...}
}
```

- The method for formatting takes as argument a table saying how registers should be represented as a string and produces a string for the instruction.
- In the string containing the assembler instruction registers are named as strings but they have to be related to the registers in the lists use and def

```
package assem;
public abstract class Instr {
   public String assem;
   public Temp[] use;
   public Temp[] def;
   public String format(TempMap m) {...}
}
```

- The method for formatting takes as argument a table saying how registers should be represented as a string and produces a string for the instruction.
- In the string containing the assembler instruction registers are named as strings but they have to be related to the registers in the lists use and def

```
package assem;
public abstract class Instr {
   public String assem;
   public Temp[] use;
   public Temp[] def;
   public String format(TempMap m) {...}
}
```

- The method for formatting takes as argument a table saying how registers should be represented as a string and produces a string for the instruction.
- In the string containing the assembler instruction registers are named as strings but they have to be related to the registers in the lists use and def

```
package assem;
public abstract class Instr {
   public String assem;
   public Temp[] use;
   public Temp[] def;
   public String format(TempMap m) {...}
}
```

- The method for formatting takes as argument a table saying how registers should be represented as a string and produces a string for the instruction.
- In the string containing the assembler instruction registers are named as strings but they have to be related to the registers in the lists use and def

- By providing
  - a string with an assembler than technique with registers trangglered codes; e.g., \*\*add. \*\*10. \*\*so. \*\*sol\*\*
  - The lists of temporaries with sources and destinations to be matched with the codes. Some of the temporaries will be that result of the translation of IR trees of subexpressions.

• One way of creating instructions is by using

#### By providing

- a string with an assembler instruction with registers using codes, e.g. "add 'd0 's0 's1"
- The lists of temporaries with sources and destinations to be matched with the codes. Some of the temporaries will be the result of the translation of IR-trees of subexpressions.

 One way of creating instructions is by using public class OPER extends Instr {

### By providing

- a string with an assembler instruction with registers using codes, e.g. "add 'd0 's0 's1"
- The lists of temporaries with sources and destinations to be matched with the codes. Some of the temporaries will be the result of the translation of IR-trees of subexpressions.

#### By providing

- a string with an assembler instruction with registers using codes, e.g. "add 'd0 's0 's1"
- The lists of temporaries with sources and destinations to be matched with the codes. Some of the temporaries will be the result of the translation of IR-trees of subexpressions.

One way of creating instructions is by using

- By providing
  - a string with an assembler instruction with registers using codes, e.g. "add 'd0 's0 's1"
  - The lists of temporaries with sources and destinations to be matched with the codes. Some of the temporaries will be the result of the translation of IR-trees of subexpressions.

One way of creating instructions is by using

- By providing
  - a string with an assembler instruction with registers using codes, e.g. "add 'd0 's0 's1"
  - The lists of temporaries with sources and destinations to be matched with the codes. Some of the temporaries will be the result of the translation of IR-trees of subexpressions.

• To recursively traverse an IR-tree we will use a visitor

```
package tree;
public interface CodeVisitor {
  public void visit(JUMP n);
  public void visit(CJUMP n);
  public void visit(MOVE n);
  ...
  public Temp visit(BINOP n);
  public Temp visit(MEN n);
  public Temp visit(TEMP n);
```

- Notice the return type for visiting tree. Exps
- When we recursively call the instruction generator (a code visitor) on a tree. Exp we get the register where it leaves the result!

• To recursively traverse an IR-tree we will use a visitor

```
package tree;
public interface CodeVisitor {
   public void visit(JUMP n);
   public void visit(CJUMP n);
   public void visit(MOVE n);
   ...
   public Temp visit(BINOP n);
   public Temp visit(MEM n);
   public Temp visit(TEMP n);
```

- Notice the return type for visiting tree. Exp s.
- When we recursively call the instruction generator (a code visitor) on a tree. Exp we get the register where it leaves the result!

To recursively traverse an IR-tree we will use a visitor

```
package tree;
public interface CodeVisitor {
  public void visit(JUMP n);
  public void visit(CJUMP n);
  public void visit(MOVE n);
  ...
  public Temp visit(BINOP n);
  public Temp visit(MEM n);
  public Temp visit(TEMP n);
```

- Notice the return type for visiting tree. Exp s.
- When we recursively call the instruction generator (a code visitor) on a tree. Exp we get the register where it leaves the result!

To recursively traverse an IR-tree we will use a visitor

```
package tree;
public interface CodeVisitor {
  public void visit(JUMP n);
  public void visit(CJUMP n);
  public void visit(MOVE n);
  ...
  public Temp visit(BINOP n);
  public Temp visit(MEM n);
  public Temp visit(TEMP n);
```

- Notice the return type for visiting *tree.Exp* s.
- When we recursively call the instruction generator (a code visitor) on a tree. Exp we get the register where it leaves the result!

To recursively traverse an IR-tree we will use a visitor

```
package tree;
public interface CodeVisitor {
  public void visit(JUMP n);
  public void visit(CJUMP n);
  public void visit(MOVE n);
  ...
  public Temp visit(BINOP n);
  public Temp visit(MEM n);
  public Temp visit(TEMP n);
```

- Notice the return type for visiting *tree.Exp* s.
- When we recursively call the instruction generator (a code visitor) on a tree. Exp we get the register where it leaves the result!

- In the class generating instructions, say class Codegen implements tree.CodeVisitor
- the patterns must be programmed
- In Java we do this by restricting the argument to the visit method (longest patterns first!):

- In the class generating instructions, say class Codegen implements tree.CodeVisitor
- the patterns must be programmed
- In Java we do this by restricting the argument to the visit method (longest patterns first!):
  - public void visit(Tree // MOVE(MEM. Ran)
    - if (s.dst instanceof Tree.MEM) {
      - Tree.MEM mem = (Tree.MEM)s.dst
        // MOVE(MEM(+ Fam CONST) Fam)
      - if (mem.emp instanceof Tree.BINUP) {
         Tree.BINOP b = (Tree.BINOP)mem.em.
      - if (b.binop == Tree.BINOP.PLUS 89 immediate(b))
        - emit(OPER("sw 's0 " + off + "('s1)", null,
          - new Temp[]{s.src.accept(this), left}));

- In the class generating instructions, say class Codegen implements tree.CodeVisitor
- the patterns must be programmed
- In Java we do this by restricting the argument to the visit method (longest patterns first!):

- In the class generating instructions, say class Codegen implements tree.CodeVisitor
- the patterns must be programmed
- In Java we do this by restricting the argument to the visit method (longest patterns first!):

- In the class generating instructions, say class Codegen implements tree.CodeVisitor
- the patterns must be programmed
- In Java we do this by restricting the argument to the visit method (longest patterns first!):

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a *Main* that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)

- You will have to program class Codegen implements tree.CodeVisitor
- You get all classes in the package assem
- You get a Main that calls on all the phases:
  - parsing
  - typechecking
  - intermediate code generation
  - transformations
  - instruction selection
- You have to read the description of SPIM assembler (starting on page 54 of the manual).
- You have to read the calling convention to know what registers to use (SPIM has dedicated registers!!)