


PCA


DRN BY	NR	Ronanki Infotech Pvt Ltd		
DATE	20Mar2015			
CHKD BY	SIVA REDDY	Title		
DATE	20Mar2015	COVER PAGE		
APPD BY		Size	Document Number	Rev
DATE		B	PCA	1.0
PROPRIETARY INFORMATION		Date: Sunday, March 22, 2015		
No dissemination or use allowed without prior written permission		Sheet 1 of 46		

BLOCK DIAGRAM





DRN BY	NR	<div style="text-align: center;"> <h1>Ronanki Infotech Pvt Ltd</h1> </div>			
DATE					
CHKD BY	SIVA REDDY				
DATE		Title			
APPD BY		BLOCK DIAGRAM			
DATE		Size B	Document Number	Rev 1.0	
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		PCA			
		Date:	Monday, March 23, 2015	Sheet	2 of 46

24V to 12V Generation




12V to 3.3V Generation for Controll Processor




Distribute these TPs in board

12V to 5V Generation






12V to 5V Generation For ASIC



DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE	SIVA REDDY		
CHKD BY		Title	
DATE		MAIN & MISC PWR	
APPD BY		Size	Document Number
DATE		C	PCA
PROPRIETARY INFORMATION		Rev	1.0
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015
		Sheet	3 of 46



HIP CLOCK SOURCE



Serial Interface Mode or Pin Mode Selection






MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESERVED

DDR3_MEMORY_HIP






TERMINATIONS

PLACE CLOSE TO LAST CHIP
MT41J64M16JT-15E AIT






DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE	DATE		
CHKD BY	SIVA REDDY	File	HIP_DDR3_0-31
DATE	DATE	Size	Document Number
APPD BY	DATE	C	PCA
PROPRIETARY INFORMATION		Date:	Sunday, March 22, 2015
No dissemination or use allowed without prior written permission		Sheet	5 of 46

DDR3_MEMORY_HIP




HIP DDR3 AND NAND INTERFACE



NAND FLASH



DRN BY DATE	NR	<div style="text-align: center;"> <h2>Ronanki Infotech Pvt Ltd</h2> </div>			
CHKD BY DATE	SIVA REDDY				
DATE APPD BY					
DATE					
PROPRIETARY INFORMATION		Title	HIP_DDR3_NAND		
No dissemination or use allowed without prior written permission		Size	Document Number		Rev
		C	PCA		1.
		Date:	Sunday, March 22, 2015	Sheet	7 of 46



CONFIGURATION MAPPING

PIN	BIT 1, 0
VSS	00
LED[0]	01
LED[1]	10
LED[2]	Unused
VDDO	11

PIN	CONFIG Bit1	CONFIG Bit0	Value Assignment
CONFIG	0	0	PHY Address[0] = 0 VDDO_LEVEL = 3.3V
CONFIG	1	1	PHY Address[0] = 1 VDDO_LEVEL = 3.3V
CONFIG	1	0	PHY Address[0] = 0 VDDO_LEVEL = 2.5V
CONFIG	0	1	PHY Address[0] = 1 VDDO_LEVEL = 2.5V





[illegible][illegible][illegible]

The schematic diagram illustrates the PCB layout for the HIP_AMBE3000_CODEC, organized into several functional blocks:


- LINE IN:** Includes LINE IN LEFT, LINE IN, and LINE IN RIGHT sections, featuring resistors (R838, R839, R840, R841) and capacitors (C1440, C1441, C1442, C1443) for signal conditioning.
- MIC IN:** Shows the microphone input section with components like C1444, C1445, and resistors R842, R843.
- CODEC INTERFACE:** The central section connecting the codec to the system, including connections for C_VDD, C_AVDD, C_HP_VDD, and various control signals like X1T1CLK, XT0, and CLKOUT.
- HEADPHONES OUT:** Details the output stage for headphones, including resistors R846, R847 and capacitors C1448, C1449.
- LINE OUT:** Shows the line output section with resistors R844, R845 and capacitors C1446, C1447.
- 1V8 to 3V3 CONVERTER:** A dedicated section for voltage conversion, featuring a TPS50108PWR converter, input/output capacitors (C1453), and feedback resistors (R850, R851).
- Other Components:** Includes a PTT (Push-to-Talk) section, various decoupling capacitors (C45, C46, C41, C42), and a reference voltage section (VREF) with resistors R848, R849.

The diagram uses standard electronic symbols for components and shows the physical layout of the PCB with component footprints and reference designators.





D/RN BY DATE	NR	<div style="text-align: center;"> <h1>Ronanki Infotech Pvt Ltd</h1> </div>	
Q/HKD BY DATE	SVIA REDDY		
APPD BY DATE		Title <div style="text-align: center;"> <h2>HIP_AMBE3000_CODEC</h2> </div>	
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		Size C <div style="text-align: center;"> <h2>PCA</h2> </div>	Document Number <div style="text-align: center;"> <h2>1.0</h2> </div>
Date: Sunday, March 22, 2015		Sheet 10 of 46	







PCIe End Point Mode




1V8 to 3V3 CONVERTER



LEVEL TRANSLATOR





JTAG HDR



DRN BY	NR	Ronanki Infotech Pvt Ltd	
CHKD BY	SIVA REDDY	Title	
DATE		HIP_RST_USB_PCIE_SGMII_MISC	
APPD BY		Size	Document Number
DATE		C	PCA
PROPRIETARY INFORMATION		Rev	1.0
No dissemination or use allowed without prior written permission		Sheet	11 of 46
		Date:	Sunday, March 22, 2015

Mini PCIe INTERFACE




SELECT PART BASED ON MECHANICAL CONSTRAINTS


Product Selector Right angle MOLEX
SMT with pegs 0.80mm (.031") pitch

Part Number	Height mm (in.)
538-48338-0040	4.00 (.157)
538-48338-0052	5.20 (.220)
538-48338-0056	5.60 (.220)
538-48338-0057	5.75 (.226)
538-48338-0065	6.50 (.256)
538-48338-0068	6.80 (.268)
538-48338-0070	7.00 (.276)
538-48338-0075	7.50 (.295)
538-48338-0080	8.00 (.315)
538-48338-0085	8.50 (.335)
538-48338-0099	9.90 (.390)


DRN BY	NR	Ronanki Infotech Pvt Ltd		
DATE				
CHKD BY	SIVA REDDY	Title		
DATE				
APPD BY		HP_MINI_PCIE		
DATE		Size B	Document Number	Rev 1.0
PROPRIETARY INFORMATION		PCA		
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015	Sheet 12 of 46



AM5K2E02ABD25




AM5K2E02ABD25




AM5K2E02ABD25

UNUSED





AM5K2E02ABD25






AM5K2E02ABD25

DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	Title	
DATE			
APPD BY		HIP_UNUSED	
DATE		Size	Rev
PROPRIETARY INFORMATION		A	1.0
		Document Number	
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015
		Sheet	13 of 46




SOC POWER




DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	HIP_POWERA	
DATE			
APPD BY		Size	Document Number
DATE		C	PCA
PROPRIETARY INFORMATION		Date:	Sunday, March 22, 2015
No dissemination or use allowed without prior written permission		Sheet	14 of 46
		Rev	1.0

0.85V - 1.05V (CVDD) (Smart Reflex)


SOC POWER





DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	Title	
DATE			
APPD BY		HIP_PWR GND	
DATE		Size	Document Number
PROPRIETARY INFORMATION		C	PCA
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015
		Sheet	16 of 46

Power Sequencing (UCD9090)



PMBus Address Pins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
SHORT	--

12V to CVDD Generation

LAYOUT NOTE:

C486 (4.7nF) must connect very close to VIN pins of TPS544B24

LAYOUT NOTE:

R187 must connect to VIN plane very close to VIN pins of TPS544B24

NOTE:
If PMBUS mode is used,
R193 must be
unpopulated.


LAYOUT NOTE:

Place R192 and R186 very close to the SoC CVDD power pins

LAYOUT NOTE:

Currently, AGND and PGND are NOT shorted in schematic, to keep 2 separate grounds in layout design file. However, they should be shorted in layout design file ONLY at SINGLE point, i.e.: Pin 38 can be directly connected to Thermal Pad with thicker trace

LM26430




LAYOUT NOTE:

Follow Layout Instruction guidelines


Slave I2C Address = 0x69

DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY		
DATE			
APPD BY		HIP_PWR SUP 1	
DATE		Document Number	
PROPRIETARY INFORMATION		PCA	
No dissemination or use allowed without prior written permission		Rev 1.0	
Date: Sunday, March 22, 2015		Sheet 18 of 46	

3.3V_AUX to 2.5V Generation




1.5V to 0.75V Generation



Place near DDR3 VTT Terminations

12V to 1.5V Generation



$V_{out} = 0.8 * (R1/R2 + 1)$
 $= 0.8 * (8.87/10 + 1)$
 $= \sim 1.5V$

$R_{rt} = 48000 * F_{sw}(kHz)^{(-0.997)} - 2$
 $= 48000 * 700^{(-0.997)} - 2$
 $= \sim 68 \text{ Kohms}$


OUTPUT CAPACITOR CALCULATION
 $C_{out} = 2 * \Delta(I_{out}) / (F_{sw} * \Delta(V_{out}))$
 $= 2 * 1 / (700kHz * 0.125)$
 $= \sim 38\mu F$

REFERENCE CAPACITOR = 100uF

INDUCTOR CALCULATION
 $L = (V_{in} - V_{out}) / (I_{out} * K_{ind}) * (V_{out} / (V_{in} * F_{sw}))$
 $= (12 - 1.5) / (4.5 * 0.3) * (1.5 / (12 * 700kHz))$
 $= 7.78 * 0.18\mu$
 $= \sim 1.38\mu H$


REFERENCE CAPACITOR = 1.2uH

DC FAN Connector for SOC






Distribute these TP in board

3V3_AUX to VDD33 Generation



DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE	SIVA REDDY		
CHKD BY		Title	
DATE			
APPD BY		HIP_PWR SUP 2	
DATE			
PROPRIETARY INFORMATION		Size	Document Number
		C	PCA
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015
		Sheet	19 of 46






MIP CLOCK SOURCE



Serial Interface Mode or Pin Mode Selection





MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESERVED

DDR3_MEMORY_MIP




DRN BY	NR	Ronanki Infotech Pvt Ltd				
DATE						
CHKD BY	SIYA REDDY					
DATE						
APPD BY		File	MIP_DDR3_0-31			
DATE		Size	C	Document Number	Rev	
PROPRIETARY INFORMATION		C	PCA			1.0
No dissemination or use allowed without prior written permission		C	Susip, March 22, 2015	Sheet	21	of 46


DDR3_MEMORY_MIP





MIP DDR3 AND NAND INTERFACE



NAND FLASH






DRN BY	NR	<div style="text-align: center;"> <h1>Ronanki Infotech Pvt Ltd</h1> </div>			
DATE					
CHKD BY	SIVA REDDY				
DATE					
APPD BY		Title	MIP_DDR3_NAND		
DATE		Size	Document Number	Rev 1.0	
PROPRIETARY INFORMATION		PCA			
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015	Sheet	23 of 46






PCle End Point Mode




1V8 to 3V3 CONVERTER



LEVEL TRANSLATOR




JTAG HDR




DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE	SIVA REDDY		
CHKD BY		MIP_RST_USB_PCIE_SGMII_MISC	
DATE		PCA	
APPD BY		Rev 1.0	
DATE		Sunday, March 22, 2015	
PROPRIETARY INFORMATION		No dissemination or use allowed without prior written permission	
Sheet		26 of 46	

AHA4013B INTERFACE




SYNC I/F-1 FOR RADIO 1

UART 1V8 to 3V3 CONVERTER




SYNC I/F-1 FOR RADIO 1





DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	Title	
DATE			
APPD BY		MIP_AHA4013B_RIF_1	
DATE		Document Number	
PROPRIETARY INFORMATION		PCA	
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015
		Sheet	27 of 46
		Rev	1.0

MII TO SGMII INTERFACE




SHDSL HEADER INTERFACE




DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	Title	
DATE			
APPD BY		MIP_SHDSL	
DATE		Document Number	
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		Size B	PCA
		Date: Sunday, March 22, 2015	Rev 1.0
		Sheet 29 of 46	


ASYNC INTERFACE




ASYNC I/F-2 FOR RADIO 1





ASYNC I/F-4 FOR RADIO 2



UART 1V8 to 3V3 CONVERTER




ASYNC I/F-3 FOR RADIO 1




DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	MIP_RIF_234	
DATE			
APPD BY		Size	Document Number
DATE		C	PCA
PROPRIETARY INFORMATION		Date:	Sunday, March 22, 2015
No dissemination or use allowed without prior written permission		Sheet	30 of 46


UNUSED




AM5K2E02ABD25




AM5K2E02ABD25



AM5K2E02ABD25






AM5K2E02ABD25





AM5K2E02ABD25

DRN BY	NR	Ronanki Infotech Pvt Ltd		
DATE				
CHKD BY	SIVA REDDY	MIP_UNUSED		
DATE				
APPD BY		Document Number		Rev
DATE				
PROPRIETARY INFORMATION		PCA		1.0
No dissemination or use allowed without prior written permission		Date:	Sunday, March 22, 2015	Sheet 31 of 46







SOC POWER




DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	MIP_POWERA	
DATE			
APPD BY		Document Number	Rev 1.0
DATE		Size C	
PROPRIETARY INFORMATION		PCA	
No dissemination or use allowed without prior written permission		Date: Sunday, March 22, 2015	Sheet 32 of 46

0.85V - 1.05V (CVDD) (Smart Reflex)

SOC POWER




DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	MIP_POWERB	
DATE			
APPD BY		Size	Document Number
DATE		C	PCA
PROPRIETARY INFORMATION		Date:	Sunday, March 22, 2015
No dissemination or use allowed without prior written permission		Sheet	33 of 46
		Rev	1.0



DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	MIP_PWR_GND	
DATE			
APPD BY		Size	Document Number
DATE		C	PCA
PROPRIETARY INFORMATION		Date:	Sunday, March 22, 2015
No dissemination or use allowed without prior written permission		Sheet	34 of 46

Power Sequencing (UCD9090)



PMBus Address Pins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
SHORT	--

12V to CVDD Generation

LAYOUT NOTE:

C1072 (4.7nF) must connect very close to VIN pins of TPS544B24

LAYOUT NOTE:

R500 must connect to VIN plane very close to VIN pins of TPS544B24


NOTE:
If PMBUS mode is used, R501 must be unpopulated.

LAYOUT NOTE:

Place R494 and R495 very close to the SoC CVDD power pins

LM26430

LAYOUT NOTE:
Currently, AGND and PGND are NOT shorted in schematic, to keep 2 separate grounds in layout design file. However, they should be shorted in layout design file ONLY at SINGLE point, i.e.: Pin 38 can be directly connected to Thermal Pad with thicker trace




LAYOUT NOTE:
Follow Layout Instruction guidelines


Slave I2C Address = 0x69

DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY		
DATE			
APPD BY		MIP_PWR SUP 1	
DATE			
PROPRIETARY INFORMATION		Size C	Document Number
No dissemination or use allowed without prior written permission		PCA	Rev 1.0
		Date:	Sunday, March 22, 2015
		Sheet	36 of 46

3.3V_AUX to 2.5V Generation




1.5V to 0.75V Generation



Place near DDR3 VTT Terminations

12V to 1.5V Generation



$$V_{OUT} = 0.8 * (R1/R2 + 1)$$

$$= 0.8 * (8.87/10 + 1)$$

$$= \sim 1.5V$$

$$R_{rt} = 48000 * F_{sw}(kHz)^{(-0.997)} - 2$$

$$= 48000 * 700^{(-0.997)} - 2$$

$$= \sim 68 \text{ Kohms}$$

OUTPUT CAPACITOR CALCULATION

$$C_{out} = 2 * \Delta(I_{out}) / (F_{sw} * \Delta(V_{out}))$$

$$= 2 * 1 / (700kHz * 0.125)$$

$$= \sim 38uF$$

REFERENCE CAPACITOR = 100uF

INDUCTOR CALCULATION

$$L = (V_{in} - V_{out}) / (I_{out} * \Delta(V_{in}) * F_{sw})$$

$$= (12 - 1.5) / (4.5 * 0.3 * (1.5 / (12 * 700kHz)))$$

$$= 7.78 * 0.18u$$


$$= \sim 1.38uH$$

REFERENCE CAPACITOR = 1.2uH

chk pwr req for ambe3000 if any other


24 to 12v?

DC FAN Connector for SOC




Distribute these TP in board

3V3_AUX to VDD33 Generation




DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE	SIVA REDDY		
CHKD BY	SIVA REDDY	MIP_PWR SUP 2	
DATE			
APPD BY		PCA	
DATE			
PROPRIETARY INFORMATION		Size	Rev
No dissemination or use allowed without prior written permission		C	1.0
Date:		Sunday, March 22, 2015	Sheet 37 of 46


128Mb SPI NOR Flash




OLED 13V POWER SUPPLY




4X4 KEYPAD




RS232 Console Interface




OLED INTERFACE




NAVIGATION KEYPAD





OTP ROM INTERFACE







64MB SDRAM INTERFACE







DRN BY DATE	NR	Ronanki Infotech Pvt Ltd			
CHKD BY DATE	SIYA REDDY				
APPD BY DATE		File	CP_NOR_RS232_OTP		
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		Size	Document Number	Rev	
		Date	PCA	1.0	
		Sunday, March 22, 2015	Sheet	38	of 46



DRN BY	NR	Ronanki Infotech Pvt Ltd	
CHKD BY	SIVA REDDY	Title	
DATE		CP_TM4C129XNCZAD	
APPD BY		Size	Document Number
DATE		C	PCA
PROPRIETARY INFORMATION		Rev 1.0	
No dissemination or use allowed without prior written permission		Date:	Monday, March 23, 2015
		Sheet	39 of 46






DRN BY	NR	Ronanki Infotech Pvt Ltd	
DATE			
CHKD BY	SIVA REDDY	Title	
DATE			
APPD BY		FPGA_MIL_TRANSLATORS	
DATE		Size B	Document Number
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		PCA	Rev 1.0
		Date: Sunday, March 22, 2015	Sheet 42 of 46

U5-2		
M18	IO_L0P_14	VCCO_14
N18	IO_L0N_14	VCCO_14
M20	IO_L1P_14	VCCO_14
M19	IO_L1N_14	VCCO_14
N22	IO_L2P_14	VCCO_14
N21	IO_L2N_14	VCCO_14
L22	IO_L3P_14	
L21	IO_L3N_14	
P22	IO_L4P_14	
R22	IO_L4N_VREF_14	
R21	IO_L5P_14	
T22	IO_L5N_14	
N17	IO_L6P_14	
P17	IO_L6N_14	
M21	IO_L7P_14	
N20	IO_L7N_14	
U21	IO_L8P_SRCC_14	
T21	IO_L8N_SRCC_14	
P19	IO_L9P_MRCC_14	
P20	IO_L9N_MRCC_14	
W22	IO_L10P_MRCC_14	
V22	IO_L10N_MRCC_14	
R19	IO_L11P_SRCC_14	
R20	IO_L11N_SRCC_14	
P18	IO_L12P_VRN_14	
R17	IO_L12N_VRP_14	
U19	IO_L13P_14	
U20	IO_L13N_14	
Y22	IO_L14P_14	
AA22	IO_L14N_VREF_14	
AA21	IO_L15P_14	
Y21	IO_L15N_14	
AB20	IO_L16P_14	
AB21	IO_L16N_14	
T18	IO_L17P_14	
T19	IO_L17N_14	
Y20	IO_L18P_14	
W20	IO_L18N_14	
V20	IO_L19P_14	
V21	IO_L19N_14	

F_VCC2V5

U22
R18
P21
M17
AA20

F_VCC2V5




U5-3		
B20	IO_L0P_15	VCCO_15
C20	IO_L0N_15	VCCO_15
G18	IO_L1P_15	VCCO_15
P21	IO_L1N_15	VCCO_15
A21	IO_L2P_SM8P_15	VCCO_15
B21	IO_L2N_SM8P_15	VCCO_15
G19	IO_L3P_SM9P_15	
F19	IO_L3N_SM9N_15	
J18	IO_L4P_15	
J17	IO_L4N_VREF_15	
B22	IO_L5P_SM10P_15	
C21	IO_L5N_SM10N_15	
K17	IO_L6P_SM11P_15	
L17	IO_L6N_SM11N_15	
E19	IO_L7P_SM12P_15	
D19	IO_L7N_SM12N_15	
K19	IO_L8P_SRCC_15	
J19	IO_L8N_SRCC_15	
D20	IO_L9P_MRCC_15	
E20	IO_L9N_MRCC_15	
C22	IO_L10P_MRCC_15	
D22	IO_L10N_MRCC_15	
E21	IO_L11P_SRCC_15	
E22	IO_L11N_SRCC_15	
F21	IO_L12P_SM13P_15	
F22	IO_L12N_SM13N_15	
J20	IO_L13P_SM14P_15	
K20	IO_L13N_SM14N_15	
H17	IO_L14P_15	
H18	IO_L14N_VREF_15	
G21	IO_L15P_SM15P_15	
H21	IO_L15N_SM15N_15	
L18	IO_L16P_VRN_15	
L19	IO_L16N_VRP_15	
H20	IO_L17P_15	
G20	IO_L17N_15	
J22	IO_L18P_15	
H22	IO_L18N_15	
K21	IO_L19P_15	
K22	IO_L19N_15	


F_VCC2V5

L20
H19
G22
D21
A20

F_VCC2V5



100MHz FPGA clock




XC6VLX130T-2FF484I

U5-4		
TP17A	IO_L0P_GC_24	VCCO_24
TP17B	IO_L0N_GC_24	VCCO_24
TP17C	IO_L1P_GC_24	VCCO_24
TP17D	IO_L1N_GC_24	VCCO_24
R16	IO_L2P_D15_24	VCCO_24
V18	IO_L2N_D14_24	
V13	IO_L3P_D13_24	
W13	IO_L3N_D12_24	
W18	IO_L4P_D11_24	
W17	IO_L4N_VREF_D10_24	
V17	IO_L5P_D9_24	
V16	IO_L5N_D8_24	
U16	IO_L6P_D7_24	
W19	IO_L6N_D6_24	
W19	IO_L7P_D5_24	
Y19	IO_L7N_D4_24	
AB18	IO_L8P_SRCC_24	
AA18	IO_L8N_SRCC_24	
AA19	IO_L9P_MRCC_24	
AB19	IO_L9N_MRCC_24	
Y17	IO_L10P_MRCC_24	
AA17	IO_L10N_MRCC_24	
AA16	IO_L11P_SRCC_24	
Y16	IO_L11N_SRCC_24	
R14	IO_L12P_D3_24	
R15	IO_L12N_D2_FS2_24	
U15	IO_L13P_D1_FS1_24	
V15	IO_L13N_D0_FS0_24	
W15	IO_L14P_FCS_B_24	
Y15	IO_L14N_VREF_FOE_B_MOSI_24	
T14	IO_L15P_FWE_B_24	
U14	IO_L15N_RS1_24	
AB13	IO_L16P_RS0_24	
AA13	IO_L16N_CSO_B_24	
Y14	IO_L17P_VRN_24	
W14	IO_L17N_VRP_24	
AB14	IO_L18P_24	
AA14	IO_L18N_24	
AB15	IO_L19P_24	
AB16	IO_L19N_24	

F_VCC2V5

Y13
W16
V19
T15
AB17

F_VCC2V5




XC6VLX130T-2FF484I

U5-6		
V12	IO_L0P_GC_34	VCCO_34
W12	IO_L0N_GC_34	VCCO_34
T6	IO_L1P_GC_34	VCCO_34
V19	IO_L1N_GC_34	VCCO_34
T7	IO_L2P_A15_D31_34	VCCO_34
R9	IO_L2N_A14_D30_34	VCCO_34
U6	IO_L3P_A13_D29_34	VCCO_34
V6	IO_L3N_A12_D28_34	VCCO_34
T12	IO_L4P_A11_D27_34	
T11	IO_L4N_VREF_A10_D26_34	
V7	IO_L5P_A09_D25_34	
W7	IO_L5N_A08_D24_34	
V8	IO_L6P_A07_D23_34	
U8	IO_L6N_A06_D22_34	
Y6	IO_L7P_A05_D21_34	
Y7	IO_L7N_A04_D20_34	
AB6	IO_L8P_SRCC_34	
AA6	IO_L8N_SRCC_34	
AA7	IO_L9P_MRCC_34	
AA8	IO_L9N_MRCC_34	
AA9	IO_L10P_MRCC_34	
Y9	IO_L10N_MRCC_34	
V10	IO_L11P_SRCC_34	
U9	IO_L11N_SRCC_34	
W9	IO_L12P_A03_D19_34	
W8	IO_L12N_A02_D18_34	
T9	IO_L13P_A01_D17_34	
U10	IO_L13N_A00_D16_34	
W10	IO_L14P_A25_34	
Y10	IO_L14N_VREF_A24_34	
AB9	IO_L15P_A23_34	
AB8	IO_L15N_A22_34	
Y12	IO_L16P_A21_34	
AA12	IO_L16N_A20_34	
U11	IO_L17P_A19_34	
V11	IO_L17N_A18_34	
AA11	IO_L18P_A17_34	
Y11	IO_L18N_A16_34	
AB11	IO_L19P_VRN_34	
AB10	IO_L19N_VRP_34	

F_VCC2V5

W6
V9
U12
AB7
AA10




F_VCC2V5







XC6VLX130T-2FF484I

XC6VLX130T-2FF484I

DRN BY	NR	Ronanki Infotech Pvt Ltd		
DATE				
CHKD BY	SIVA REDDY	Title		
DATE		FPGA_MISC		
APPD BY		Size	Document Number	Rev
DATE		B	PCA	1.0
PROPRIETARY INFORMATION		Date:	Sunday, March 22, 2015	Sheet 43 of 46
No dissemination or use allowed without prior written permission				



DRN BY	NR	Ronanki Infotech Pvt Ltd			
DATE					
CHRD BY	SIVA REDDY	Title			
DATE		Size	Document Number	Rev 1.0	
APPD BY			PCB		
DATE					
PROPRIETARY INFORMATION					
No dissemination or use allowed without prior written permission					
Date:		Sunday, March 22, 2015	Sheet	44	of 46



DRN BY	NR	Ronanki Infotech Pvt Ltd		
DATE				
CHKD BY	SIVA REDDY	Title		
DATE				
APPD BY		FPGA_POWER		
DATE				
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		Size	Document Number	Rev
		B	PCA	1.0
		Date:	Sunday, March 22, 2015	Sheet 45 of 46

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DRN BY	NR	Ronanki Infotech Pvt Ltd		
DATE				
CHKD BY	SIVA REDDY	HISTORY		
DATE				
APPD BY		PCA		
DATE				
PROPRIETARY INFORMATION		Rev 1.0		
No dissemination or use allowed without prior written permission		Date: Sunday, March 22, 2015		

Sheet	46	of	46
-------	----	----	----