













AM4376, AM4377, AM4378, AM4379

SPRS851A -JUNE 2014-REVISED OCTOBER 2014

AM437x Sitara™ Processors

1 Device Overview

1.1 Features

- Highlights
 - Up to 1000-MHz Sitara[™] ARM[®] Cortex[®]-A9 32-Bit RISC processor
 - NEON[™] SIMD Coprocessor and Vector Floating Point (VFPv3) Coprocessor
 - 32KB of Both L1 Instruction and Data Cache
 - · 256KB of L2 Cache or L3 RAM
 - 32-Bit LPDDR2, DDR3, and DDR3L Support
 - General-Purpose Memory Support (NAND, NOR, SRAM) Supporting Up to 16-bit ECC
 - SGX530 Graphics Engine
 - Display Subsystem
 - Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)
 - Real-Time Clock (RTC)
 - Up to Two USB 2.0 High-Speed Dual-Role (Host or Device) Ports with Integrated PHY
 - 10, 100, and 1000 Ethernet Switch Supporting Up to Two Ports
 - Serial Interfaces:
 - Two Controller Area Network (CAN) Ports
 - Six UARTs, Two McASPs, Five McSPI, Three I²C Ports, One QSPI and One HDQ or 1-Wire
 - Security
 - Crypto Hardware Accelerators (AES, SHA, RNG, DES and 3DES)
 - Secure Boot
 - Two 12-Bit Successive Approximation Register (SAR) ADCs
 - Up to Three 32-Bit Enhanced Capture Modules (eCAP)
 - Up to Three Enhanced Quadrature Encoder Pulse Modules (eQEP)
 - Up to Six Enhanced High-Resolution PWM Modules (eHRPWM)
- MPU Subsystem
 - Up to 1000-MHz ARM Cortex-A9 32-Bit RISC Microprocessor
 - 32KB of Both L1 Instruction and Data Cache
 - 256KB of L2 Cache (Option to Configure as L3 RAM)
 - 256KB of On-Chip Boot ROM
 - 64KB On-Chip RAM
 - Secure Control Module (SCM)

- Emulation and Debug
 - JTAG
 - Embedded Trace Buffer
- Interrupt Controller
- On-Chip Memory (Shared L3 RAM)
 - 256KB of General Purpose On-Chip Memory Controller (OCMC) RAM
 - Accessible to All Masters
 - Supports Retention for Fast Wakeup
 - Up to 512KB of Total Internal RAM (256KB of ARM Memory Configured as L3 RAM + 256KB of OCMC RAM)
- External Memory Interfaces (EMIF)
 - DDR Controllers:
 - LPDDR2: 266-MHz Clock (LPDDR2-533 Data Rate)
 - DDR3 and DDR3L: 400-MHz Clock (DDR-800 Data Rate)
 - 32-Bit Data Bus
 - 2GB of Total Addressable Space
 - Supports One x32, Two x16, or Four x8 Memory Device Configurations
- General-Purpose Memory Controller (GPMC)
 - Flexible 8- and 16-Bit Asynchronous Memory Interface with Up to Seven Chip Selects (NAND, NOR, Muxed-NOR, and SRAM)
 - Uses BCH Code to Support 4-, 8-, or 16-Bit FCC
 - Uses Hamming Code to Support 1-Bit ECC
- Error Locator Module (ELM)
 - Used with the GPMC to Locate Addresses of Data Errors from Syndrome Polynomials Generated Using a BCH Algorithm
 - Supports 4-, 8-, and 16-Bit Per 512-Byte Block Error Location Based on BCH Algorithms
- Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)
 - Supports Protocols such as EtherCAT[®], PROFIBUS, PROFINET, and EtherNet/IP™, EnDat 2.2, and More
 - Two Programmable Real-Time Units (PRUs)
 Subsystems With Two PRU Cores Each
 - Each Core is a 32-Bit Load and Store RISC Processor Capable of Running at 200 MHz
 - 12KB (PRU-ICSS1), 4KB (PRU-ICSS0) of Instruction RAM with Single-Error Detection (Parity)



- 8KB (PRU-ICSS1), 4KB (PRU-ICSS0) of Data RAM with Single-Error Detection (Parity)
- Single-Cycle 32-Bit Multiplier with 64-Bit Accumulator
- Enhanced GPIO Module Provides Shift-In and Shift-Out Support and Parallel Latch on External Signal
- 12KB (PRU-ICSS1 only) of Shared RAM with Single-Error Detection (Parity)
- Three 120-Byte Register Banks Accessible by Each PRU
- Interrupt Controller Module (INTC) for Handling System Input Events
- Local Interconnect Bus for Connecting Internal and External Masters to the Resources Inside the PRU-ICSS
- Peripherals Inside the PRU-ICSS
 - One UART Port with Flow Control Pins, Supports Up to 12 Mbps
 - One Enhanced Capture (eCAP) Module
 - Two MII Ethernet Ports that Support Industrial Ethernet, such as EtherCAT
 - One MDIO Port
- Industrial Communication is Supported by Two PRU-ICSS Subsystems
- Power Reset and Clock Management (PRCM) Module
 - Controls the Entry and Exit of Deep-Sleep Modes
 - Responsible for Sleep Sequencing, Power Domain Switch-Off Sequencing, Wake-Up Sequencing, and Power Domain Switch-On Sequencing
 - Clocks
 - Integrated High-Frequency Oscillator Used to Generate a Reference Clock (19.2, 24, 25, and 26 MHz) for Various System and Peripheral Clocks
 - Supports Individual Clock Enable and Disable Control for Subsystems and Peripherals to Facilitate Reduced Power Consumption
 - Five ADPLLs to Generate System Clocks (MPU Subsystem, DDR Interface, USB, and Peripherals (MMC and SD, UART, SPI, 1²C), L3, L4, Ethernet, GFX (SGX530), and LCD Pixel Clock)
 - Power
 - Two Non-Switchable Power Domains (RTC and Wake-Up Logic (WAKE-UP))
 - Three Switchable Power Domains (MPU Subsystem, SGX530 (GFX), Peripherals and Infrastructure (PER))
 - Dynamic Voltage Frequency Scaling (DVFS)
- Real-Time Clock (RTC)

- Real-Time Date (Day, Month, Year, and Day of Week) and Time (Hours, Minutes, and Seconds) Information
- Internal 32.768-kHz Oscillator, RTC Logic, and 1.1-V Internal LDO
- Independent Power-On-Reset (RTC_PWRONRSTn) Input
- Dedicated Input Pin (RTC_WAKEUP) for External Wake Events
- Programmable Alarm Can Generate Internal Interrupts to the PRCM for Wake Up or Cortex-A9 for Event Notification
- Programmable Alarm Can Be Used with External Output (RTC_PMIC_EN) to Enable the Power Management IC to Restore Non-RTC Power Domains
- Peripherals
 - Up to Two USB 2.0 High-Speed Dual-Role (Host or Device) Ports with Integrated PHY
 - Up to Two Industrial Gigabit Ethernet MACs (10, 100, and 1000 Mbps)
 - Integrated Switch
 - Each MAC Supports MII, RMII, and RGMII and MDIO Interfaces
 - Ethernet MACs and Switch Can Operate Independent of Other Functions
 - IEEE 1588v2 Precision Time Protocol (PTP)
 - Up to Two Controller-Area Network (CAN) Ports
 - Supports CAN Version 2 Parts A and B
 - Up to Two Multichannel Audio Serial Ports (McASP)
 - Transmit and Receive Clocks Up to 50 MHz
 - Up to Four Serial Data Pins Per McASP Port with Independent TX and RX Clocks
 - Supports Time Division Multiplexing (TDM), Inter-IC Sound (I2S), and Similar Formats
 - Supports Digital Audio Interface Transmission (SPDIF, IEC60958-1, and AES-3 Formats)
 - FIFO Buffers for Transmit and Receive (256 Bytes)
 - Up to Six UARTs
 - All UARTs Support IrDA and CIR Modes
 - All UARTs Support RTS and CTS Flow Control
 - UART1 Supports Full Modem Control
 - Up to Five Master and Slave McSPI Serial Interfaces
 - McSPI0-McSPI2 Supports Up to Four Chip Selects
 - McSPI3-McSPI4 Supports Up to Two Chip Selects
 - Up to 48 MHz
 - One Quad-SPI
 - Supports eXecute In Place (XIP) from Serial



www.ti.com

NOR FLASH

- One Dallas 1-Wire[®] and HDQ Serial Interface
- Up to Three MMC, SD, and SDIO Ports
 - 1-, 4-, and 8-Bit MMC, SD, and SDIO Modes
 - 1.8- or 3.3-V Operation on All Ports
 - Up to 48-MHz Clock
 - Supports Card Detect and Write Protect
 - Complies with MMC4.3 and SD and SDIO 2.0 Specifications
- Up to Three I²C Master and Slave Interfaces
 - Standard Mode (Up to 100 kHz)
 - Fast Mode (Up to 400 kHz)
- Up to Six Banks of General-Purpose I/O (GPIO)
 - 32 GPIOs per Bank (Multiplexed with Other Functional Pins)
 - GPIOs Can be Used as Interrupt Inputs (Up to Two Interrupt Inputs per Bank)
- Up to Three External DMA Event Inputs That Can Also be Used as Interrupt Inputs
- Twelve 32-Bit General-Purpose Timers
 - DMTIMER1 is a 1-ms Timer Used for Operating System (OS) Ticks
 - DMTIMER4-DMTIMER7 are Pinned Out
- One Public Watchdog Timer
- One Free Running High Resolution 32-kHz Counter (synctimer32K)
- SGX530 3D Graphics Engine
 - Tile-Based Architecture Delivering Up to 20M Poly/sec
 - Universal Scalable Shader Engine is a Multi-Threaded Engine Incorporating Pixel and Vertex Shader Functionality
 - Advanced Shader Feature Set in Excess of Microsoft VS3.0, PS3.0, and OGL2.0
 - Industry Standard API Support of Direct3D Mobile, OGL-ES 1.1 and 2.0, and OpenVG 1.0
 - Fine-Grained Task Switching, Load Balancing, and Power Management
 - Advanced Geometry DMA-Driven Operation for Minimum CPU Interaction
 - Programmable High-Quality Image Anti-Aliasing
 - Fully Virtualized Memory Addressing for OS Operation in a Unified Memory Architecture
- Display Subsystem
 - Display Modes
 - Programmable Pixel Memory Formats (Palletized: 1-, 2-, 4-, and 8-Bit Per Pixel; RGB 16- and 24-Bit Per Pixel; and YUV 4:2:2)
 - 256 x 24-Bit Entries Palette in RGB
 - Up to 2048 x 2048 Resolution
 - Display Support

- Four Types of Displays Are Supported:
 Passive and Active Colors; Passive and Active Monochromes
- 4- and 8-Bit Monochrome Passive Panel Interface Support (15 Grayscale Levels Supported Using Dithering Block)
- RGB 8-Bit Color Passive Panel Interface Support (3,375 Colors Supported for Color Panel Using Dithering Block)
- RGB 12-, 16-, 18-, and 24-Bit Active Panel Interface Support (Replicated or Dithered Encoded Pixel Values)
- Remote Frame Buffer (Embedded in the LCD Panel) Support through the RFBI Module
- Partial Refresh of the Remote Frame Buffer through the RFBI Module
- Partial Display
- Multiple Cycles Output Format on 8-, 9-, 12-, and 16-Bit Interface (TDM)
- Signal Processing
 - Overlay and Windowing Support for One Graphics Layer (RGB or CLUT) and Two Video Layers (YUV 4:2:2, RGB16, and RGB24)
 - RGB 24-bit Support on the Display Interface, Optionally Dithered to RGB 18-Bit Pixel Output Plus 6-Bit Frame Rate Control (Spatial and Temporal)
 - Transparency Color Key (Source and Destination)
 - Synchronized Buffer Update
 - Gamma Curve Support
 - Multiple-Buffer Support
 - Cropping Support
 - Color Phase Rotation
- Two 12-Bit Successive Approximation Register (SAR) ADCs (ADC0, ADC1)
 - 867K Samples Per Second
 - Input Can Be Selected from Any of the Eight Analog Inputs Multiplexed Through an 8:1 Analog Switch
 - ADC0 Can Be Configured to Operate as a 4-, 5-, or 8-Wire Resistive Touch Screen Controller (TSC)
- Up to Three 32-Bit Enhanced Capture Modules (eCAP)
 - Configurable as Three Capture Inputs or Three Auxiliary PWM Outputs
- Up to Six Enhanced High-Resolution PWM Modules (eHRPWM)
 - Dedicated 16-Bit Time-Base Counter with Time and Frequency Controls
 - Configurable as Six Single-Ended, Six Dual-Edge Symmetric, or Three Dual-Edge



Asymmetric Outputs

- Up to Three 32-Bit Enhanced Quadrature Encoder Pulse (eQEP) Modules
- · Device Identification
 - Factory Programmable Electrical Fuse Farm (FuseFarm)
 - Production ID
 - Device Part Number (Unique JTAG ID)
 - Device Revision (Readable by Host ARM)
 - Feature Identification
- Debug Interface Support
 - JTAG and cJTAG for ARM (Cortex-A9 and PRCM) and PRU-ICSS Debug
 - Supports Real-Time Trace Pins (for Cortex-A9)
 - 64KB Embedded Trace Buffer (ETB)
 - Supports Device Boundary Scan
 - Supports IEEE 1500
- DMA
 - On-Chip Enhanced DMA Controller (EDMA) Has Three Third-Party Transfer Controllers (TPTC) and One Third-Party Channel Controller (TPCC), Which Supports Up to 64 Programmable Logical Channels and Eight QDMA Channels

1.2 Applications

- Patient Monitoring
- Navigation Equipment
- Industrial Automation
- Portable Data Terminals

- EDMA is Used for:
 - Transfers to and from On-Chip Memories
 - Transfers to and from External Storage (EMIF, General-Purpose Memory Controller, and Slave Peripherals)
- Inter-Processor Communication (IPC)
 - Integrates Hardware-Based Mailbox for IPC and Spinlock for Process Synchronization Between the Cortex-A9, PRCM, and PRU-ICSS
- Boot Modes
 - Boot Mode is Selected via Boot Configuration
 Pins Latched on the Rising Edge of the
 PWRONRSTn Reset Input Pin
- Camera
 - Dual Port 8- and 10-Bit BT656 Interface
 - Dual Port 8- and 10-Bit Including External Syncs
 - Single Port 12-Bit
 - YUV422/RGB422 and BT656 Input Format
 - RAW Format
 - Pixel Clock Rate Up to 75 MHz
- Package
 - 491-pin BGA Package (17x17 mm) (ZDN Suffix), 0.65-mm Ball Pitch with Via Channel Array Technology to Enable Low-Cost Routing
- Bar Code Scanners
- · Point of Service
- Portable Mobile Radio
- · Test and Measurement



1.3 Description

The TI AM437x high-performance processors are based on the ARM Cortex-A9 core.

The processors are enhanced with 3D graphics acceleration for rich graphical user interfaces, as well as a co-processor for deterministic, real-time processing including industrial communication protocols, such as EtherCAT®, PROFIBUS®, EnDat and others. The devices support high-level operating systems (HLOS). Linux® is available free of charge from TI. Other HLOSs are available from TI's Design Network and ecosystem partners.

These devices offer an upgrade to systems based on lower performance ARM cores and provide updated peripherals, including memory options such as QSPI-NOR and LPDDR2.

The processors contain the subsystems shown in Figure 1-1 and a brief description of each follows.

The processor subsystem is based on the ARM Cortex-A9 core, and the POWERVR SGX[™] graphics accelerator subsystem provides 3D graphics acceleration to support display and advanced user interfaces.

The programmable real-time unit subsystem and industrial communication subsystem (PRU-ICSS) is separate from the ARM core and allows independent operation and clocking for greater efficiency and flexibility. The PRU-ICSS enables additional peripheral interfaces and real-time protocols such as EtherCAT, PROFINET, EtherNet/IP, PROFIBUS, Ethernet Powerlink, Sercos, EnDat, and others. The PRU-ICSS enables EnDat and another industrial communication protocol in parallel. Additionally, the programmable nature of the PRU-ICSS, along with their access to pins, events and all SoC resources, provides flexibility in implementing fast real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores of the system-on-chip (SoC).

High-performance interconnects provide high-bandwidth data transfers for multiple initiators to the internal and external memory controllers and to on-chip peripherals. The device also offers a comprehensive clock-management scheme.

One on-chip analog to digital converter (ADC0) can couple with the display subsystem to provide an integrated touch-screen solution. The other ADC (ADC1) can combine with the pulse width module to create a closed-loop motor control solution.

The real-time clock (RTC) provides a clock reference on a separate power domain. The clock reference enables battery backed clock reference.

The camera interface offers configuration for a single or dual camera parallel port.


Cryptographic acceleration is available in every AM437x device. Secure boot can also be made available for anti-cloning and illegal software update protection. For more information about secure boot, contact your TI sales representative.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE | | |
|-------------|-------------|-------------------|--|--|
| AM4376ZDN | NFBGA (491) | 17.0 mm x 17.0 mm | | |
| AM4377ZDN | NFBGA (491) | 17.0 mm x 17.0 mm | | |
| AM4378ZDN | NFBGA (491) | 17.0 mm x 17.0 mm | | |
| AM4379ZDN | NFBGA (491) | 17.0 mm x 17.0 mm | | |

(1) For more information, see Section 7, Mechanical Packaging and Orderable Information.

1.4 Functional Block Diagram



- A. Use of TSC will limit available ADC0 inputs.
- B. Max clock: LPDDR2 = 266 MHz; DDR3/DDR3L = 400 MHz.

Figure 1-1. Functional Block Diagram



Table of Contents

| 1 | Devi | ce Overview <u>1</u> | | | Digital Subsystem Electrical Parameters | 112 |
|---|------------|---|---|------|---|------------|
| | 1.1 1.2 | Features 1 Applications 4 | | 5.9 | ADC1: Analog-to-Digital Subsystem Electrical Parameters | 114 |
| | 1.3 | Description 5 | | 5.10 | Thermal Resistance Characteristics for ZDN Package | 117 |
| _ | 1.4 | Functional Block Diagram 6 | | 5.11 | External Capacitors | |
| 2 | | sion History 8 | | 5.12 | Timing and Switching Characteristics | 122 |
| 3 | | ce Comparison 9 | | 5.13 | Emulation and Debug | 251 |
| 4 | | ninal Configuration and Functions | 6 | Devi | ce and Documentation Support | 252 |
| | 4.1 | Pin Assignments | | 6.1 | Device Support | 252 |
| | 4.2 | Ball Characteristics | | 6.2 | Documentation Support | 253 |
| | 4.3 | Signal Descriptions <u>64</u> | | 6.3 | Related Links | |
| 5 | Spec | cifications <u>102</u> | | 6.4 | Community Resources | |
| | 5.1 | Absolute Maximum Ratings | | 6.5 | Trademarks | |
| | 5.2 | Handling Ratings | | 6.6 | Electrostatic Discharge Caution | |
| | 5.3 | Power-On Hours (POH) | | 6.7 | · · | |
| | 5.4 | Operating Performance Points 105 | 7 | | Glossary | <u>254</u> |
| | 5.5 | Recommended Operating Conditions 106 | ′ | | hanical Packaging and Orderable mation | 255 |
| | 5.6 | Power Consumption Summary 108 | | 7.1 | Via Channel | |
| | 5.7 | DC Electrical Characteristics 109 | | 7.2 | Packaging Information | |
| | 5.8 | ADC0: Touchscreen Controller and Analog-to- | | | | ==0 |



2 Revision History

| Chan | ges from Original (June 2014) to Revision A | Page |
|------|---|------------|
| • | Changed USB 2.0 High-Speed Highlights list item in Section 1.1, Features | |
| • | Deleted SmartReflex/AVS from Power list item in Section 1.1, Features | 2 |
| • | Changed USB 2.0 High-Speed Peripherals list item in Section 1.1, Features | |
| • | Changed Figure 1-1, Functional Block Diagram | |
| • | Added Footnote to vdd_mpu_mon Signal Name in Table 4-10, Pin Attributes (ZDN Package) | |
| • | Changed USB0_ID Description in Table 4-78, USB0 Signal Descriptions | |
| • | Changed USB1_ID Description in Table 4-79, USB1 Signal Descriptions | |
| • | Changed MAX values for all Parameters to TBD in Table 5-5, Maximum Current Ratings at Power Terminals | <u>108</u> |
| • | Moved ADC0: Touchscreen Controller and Analog-to-Digital Subsystem Electrical Parameters to Section 5.8 | 112 |
| • | Moved ADC1: Analog-to-Digital Subsystem Electrical Parameters to Section 5.9 | <u>114</u> |
| • | Changed paragraphs in Section 5.12.8.2.1.3.1, DDR3 Interface Schematic | 172 |
| • | Changed Figure 5-53, 32-Bit DDR3 Interface Using Four 8-Bit DDR3 Devices with V _{TT} Termination | 177 |
| • | Changed Figure 5-54, Placement Specifications | 179 |
| • | Changed Figure 5-55, DDR3 Keepout Region | 180 |
| • | Changed Figure 5-74, DQS[x] Routing With Any Number of Allowed DDR3 Devices | 191 |
| • | Changed Figure 5-75, DQ[x] Routing With Any Number of Allowed DDR3 Devices | 191 |
| • | Changed Figure 5-76, CACLM for Two or Four Address Loads on One Side of PCB | 193 |
| • | Added Parameter A4 length and added MAX value for A4 skew in Table 5-60, CK and ADDR_CTRL Routing | |
| | Specification | |
| • | Changed Figure 5-77, DQLM for Any Number of Allowed DDR3 Devices | 195 |
| • | Added Parameters DQ2 nominal length and DQ3 nominal length and modified Footnote (6) in Table 5-61, | |
| | DQS[x] and DQ[x] Routing Specification | 195 |
| • | Added content to Section 5.12.8.2.2, LPDDR2 Routing Guidelines | 196 |
| • | Changed Table 5-96, QSPI Switching Characteristics | |
| • | Changed Figure 5-110, QSPI Read Active High Polarity | |
| • | Deleted QSPI Timing Requirements table | |
| • | Changed Figure 5-111, QSPI Write Active High Polarity | |
| • | Changed Figure 6-1, Device Nomenclature | |



3 Device Comparison

This architecture is configured with different sets of features in different devices. For a comparison of the features supported across different devices, see the *Device Features* section of the *AM437x Sitara Processors Technical Reference Manual* (SPRUHL7).



4 Terminal Configuration and Functions

4.1 Pin Assignments

NOTE

The terms "ball", "pin", and "terminal" are used interchangeably throughout the document. An attempt is made to use "ball" only when referring to the physical package.

4.1.1 Package Pin Diagrams (Top View)



Table 4-1. ZDN Ball Map [Section Top Left - Top View]

| | Α | В | С | D | E | F | G | Н |
|----|----------------|------------|------------------|------------------|-------------|--------------|-----------------------|-------------|
| 25 | VSS | XTALOUT | XTALIN | gpio5_8 | gpio5_12 | USB1_DRVVBUS | EXTINTn | uart3_rxd |
| 24 | dss_ac_bias_en | VSS_OSC | xdma_event_intr1 | xdma_event_intr0 | gpio5_13 | gpio5_9 | eCAP0_in_PWM0_o ut | uart3_txd |
| 23 | dss_hsync | dss_vsync | VDDS_OSC | | VDDS_CLKOUT | gpio5_11 | | mcasp0_axr0 |
| 22 | dss_pclk | dss_data0 | | | | VDDSHV5 | WARMRSTn | uart3_ctsn |
| 21 | dss_data1 | dss_data2 | dss_data3 | | | | USB0_DRVVBUS | Reserved |
| 20 | dss_data4 | dss_data5 | dss_data6 | vdd_mpu_mon | | VDDS | gpio5_10 | clkreq |
| 19 | dss_data8 | dss_data9 | dss_data12 | dss_data13 | dss_data7 | CAP_VBB_MPU | | Reserved |
| 18 | dss_data10 | dss_data11 | | | | | | VSS |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |



Table 4-2. ZDN Ball Map [Section Top Middle - Top View]

| | J | К | L | M | N | P | R | Т |
|----|------------|------------|---------------|---------------|-----------------------|-----------|----------|-----------|
| 25 | uart0_rtsn | uart0_rxd | uart0_ctsn | mcasp0_axr1 | spi4_cs0 | spi4_sclk | spi0_cs1 | USB1_VBUS |
| 24 | uart0_txd | uart3_rtsn | mcasp0_ahclkx | mcasp0_ahclkr | mcasp0_aclkx | spi4_d1 | spi4_d0 | EMU1 |
| 23 | | mcasp0_fsr | mcasp0_aclkr | | EMU0 | spi0_sclk | | spi2_cs0 |
| 22 | | uart1_ctsn | uart1_rtsn | | mcasp0_fsx | spi2_d0 | | spi0_d0 |
| 21 | | uart1_rxd | uart1_txd | | VDDS_PLL_CORE_ LCD | VPP | | spi0_d1 |
| 20 | | VDD_MPU | VDD_MPU | | spi2_sclk | spi2_d1 | | spi0_cs0 |
| 19 | | VDD_MPU | VDD_MPU | | VDDSHV3 | VDDS | | VDD_CORE |
| 18 | VDDSHV3 | VDDSHV3 | VSS | VDD_MPU | VDDSHV3 | VDDSHV3 | VSS | VDD_CORE |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |



Table 4-3. ZDN Ball Map [Section Top Right - Top View]

| | U | V | w | Y | AA | AB | AC | AD | AE |
|----|---------------|---------|---------------|------------|------------|------------|------------|------------|------------|
| 25 | USB1_ID | USB1_DM | USB0_DP | nTRST | TCK | cam1_wen | cam1_field | cam1_hd | VSS |
| 24 | USB0_ID | USB1_DP | USB0_DM | TMS | TDO | I2C0_SDA | cam1_data9 | cam1_data8 | cam1_data7 |
| 23 | USB0_VBUS | | VSSA_USB | PWRONRSTn | VSS | | cam1_vd | cam1_data6 | cam1_data5 |
| 22 | USB1_CE | | USB0_CE | I2C0_SCL | | | | cam1_data4 | cam1_data3 |
| 21 | VDDA1P8V_USB1 | | VDDA1P8V_USB0 | | | | cam1_data1 | cam1_data2 | cam1_pclk |
| 20 | VDDA3P3V_USB1 | | VDDA3P3V_USB0 | TDI | | cam1_data0 | cam0_pclk | cam0_data7 | cam0_data6 |
| 19 | VSS | | | VDDS | cam0_data9 | cam0_data8 | | cam0_data5 | cam0_data4 |
| 18 | VSS | VSS | VDDSHV3 | cam0_data2 | cam0_data3 | cam0_data1 | cam0_field | cam0_vd | cam0_data0 |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |

Table 4-4. ZDN Ball Map [Section Middle Left - Top View]

| | Α | В | С | D | E | F | G | Н |
|----|---------------|------------|---------------|-------------|-----------------------|-----------------------|----------|----------|
| 17 | mdio_data | mdio_clk | dss_data14 | dss_data15 | VDDS_PLL_MPU | mii1_rxd0 | VDDSHV6 | VDDSHV6 |
| 16 | rmii1_ref_clk | mii1_rxd1 | mii1_txd3 | mii1_col | mii1_rxd2 | VDDSHV7 | VDDSHV6 | VDD_MPU |
| 15 | mii1_rx_dv | mii1_txd0 | | | | | | VSS |
| 14 | mii1_txd1 | mii1_crs | mii1_rxd3 | mii1_tx_clk | CAP_VDD_SRAM_ MPU | VDDS_SRAM_MPU _BB | VDDSHV8 | VDD_MPU |
| 13 | mii1_tx_en | mii1_rx_er | mii1_txd2 | mii1_rx_clk | CAP_VDD_SRAM_C ORE | VDDS_SRAM_COR E_BG | VDDSHV8 | VDD_MPU |
| 12 | gpmc_clk | gpmc_csn3 | | | | | | VDDS |
| 11 | gpmc_ad15 | gpmc_ad14 | gpmc_ad13 | gpmc_ad11 | gpmc_ad12 | gpmc_ad10 | VDDSHV9 | VDDSHV9 |
| 10 | gpmc_ad9 | gpmc_ad8 | gpmc_be0n_cle | gpmc_wen | gpmc_oen_ren | gpmc_csn2 | VDDSHV10 | VDDSHV10 |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |



Table 4-5. ZDN Ball Map [Section Middle Middle - Top View]

| | J | K | L | M | N | P | R | т |
|----|----------|---------|----------|----------|----------|----------|----------|----------|
| 17 | VSS | VDDSHV3 | VSS | VDD_MPU | VDD_CORE | VDD_CORE | VSS | VSS |
| 16 | VDD_MPU | | | VSS | VDD_CORE | VDD_CORE | | |
| 15 | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS |
| 14 | VDD_MPU | VSS | VDD_CORE | VDD_CORE | VSS | VSS | VDD_CORE | VDD_CORE |
| 13 | VDD_MPU | | | VSS | VSS | VSS | | |
| 12 | VSS | VSS | VDD_CORE | VDD_CORE | VSS | VSS | VSS | VSS |
| 11 | VDD_CORE | VSS | VSS | VSS | VSS | VSS | VDD_CORE | VDD_CORE |
| 10 | VDD_CORE | | | VSS | VSS | VSS | | |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |



Table 4-6. ZDN Ball Map [Section Middle Right - Top View]

| | U | V | w | Υ | AA | AB | AC | AD | AE |
|----|----------|----------|----------|-----------|-----------|-----------|-----------|------------|------------|
| 17 | VSS | VDDSHV2 | | | | | | cam0_wen | cam0_hd |
| 16 | VSS | VDDSHV2 | VDDSHV2 | VDDA_ADC1 | ADC1_AIN2 | ADC1_AIN1 | ADC1_AIN0 | ADC1_AIN7 | ADC1_AIN6 |
| 15 | VDD_CORE | VDD_CORE | VDDS | ADC1_AIN5 | ADC1_AIN4 | ADC1_AIN3 | VSSA_ADC | ADC1_VREFN | ADC1_VREFP |
| 14 | VSS | VSS | | | | | | ADC0_VREFP | ADC0_VREFN |
| 13 | VSS | VSS | VDD_CORE | ADC0_AIN2 | ADC0_AIN3 | ADC0_AIN4 | ADC0_AIN5 | ADC0_AIN6 | ADC0_AIN7 |
| 12 | VSS | VSS | VDD_CORE | ADC0_AIN1 | ADC0_AIN0 | VDDA_ADC0 | Reserved | VDDS | Reserved |
| 11 | VSS | VSS | | | | | | Reserved | Reserved |
| 10 | VSS | VSS | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | VSS |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |



Table 4-7. ZDN Ball Map [Section Bottom Left - Top View]

| | Α | В | С | D | E | F | G | Н |
|---|---------------|-----------|-----------|------------------------|---------|----------------|--------------|----------|
| 9 | gpmc_advn_ale | gpmc_csn1 | | | | | | VDDSHV11 |
| 8 | gpmc_csn0 | gpmc_ad7 | gpmc_ad6 | gpmc_a11 | gpmc_a6 | VDDS3P3V_IOLDO | gpmc_a10 | VDDSHV11 |
| 7 | gpmc_ad5 | gpmc_ad4 | | gpmc_a4 | gpmc_a5 | gpmc_a8 | | |
| 6 | gpmc_ad3 | gpmc_ad2 | gpmc_a2 | CAP_VDDS1P8V_IO LDO | | gpmc_a7 | VDDS | |
| 5 | gpmc_ad1 | gpmc_ad0 | gpmc_a1 | | | | VDDS_PLL_DDR | |
| 4 | gpmc_a3 | gpmc_a9 | | | | ddr_dqm0 | ddr_d4 | |
| 3 | gpmc_be1n | gpmc_wpn | gpmc_a0 | | ddr_d0 | ddr_d3 | ddr_d5 | |
| 2 | gpmc_wait0 | mmc0_dat2 | mmc0_dat1 | mmc0_cmd | ddr_d1 | ddr_dqs0 | ddr_d6 | ddr_dqm1 |
| 1 | VSS | mmc0_dat3 | mmc0_dat0 | mmc0_clk | ddr_d2 | ddr_dqsn0 | ddr_d7 | ddr_d8 |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |



Table 4-8. ZDN Ball Map [Section Bottom Middle - Top View]

| | J | К | L | M | N | Р | R | Т |
|---|-----------|----------|--------|----------|----------|---------|----------|------------|
| 9 | VSS | VSS | VSS | VDD_CORE | VDD_CORE | VSS | VDD_CORE | VDD_CORE |
| 8 | VDDSHV1 | VDDS_DDR | VSS | VDDS_DDR | VDDS_DDR | VSS | VDDS_DDR | VDDS_DDR |
| 7 | VDDSHV1 | VDDS_DDR | | VDDS_DDR | VDDS_DDR | | VDDS_DDR | VDDS_DDR |
| 6 | ddr_d9 | ddr_d13 | | ddr_a10 | ddr_cke1 | | VDDS_DDR | ddr_vref |
| 5 | ddr_d10 | ddr_d14 | | ddr_csn0 | ddr_a13 | ddr_a13 | | ddr_a11 |
| 4 | ddr_d11 | ddr_d15 | | ddr_csn1 | ddr_wen | | ddr_a6 | ddr_a12 |
| 3 | ddr_d12 | ddr_ba2 | | ddr_cke0 | ddr_casn | | ddr_a7 | ddr_a14 |
| 2 | ddr_dqs1 | ddr_ba1 | ddr_a2 | ddr_ck | ddr_rasn | ddr_a3 | ddr_a8 | ddr_a15 |
| 1 | ddr_dqsn1 | ddr_ba0 | ddr_a1 | ddr_nck | ddr_a0 | ddr_a4 | ddr_a9 | ddr_resetn |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |



Table 4-9. ZDN Ball Map [Section Bottom Right - Top View]

| | U | V | w | Y | AA | AB | AC | AD | AE |
|---|----------|----------|-----------|----------|-----------|----------|----------|-------------|--------------|
| 9 | VSS | VSS | | | Reserved | Reserved | Reserved | VDD_CORE | Reserved |
| 8 | VSS | VDDS_DDR | | | | | | VDDS | VSS |
| 7 | | VDDS_DDR | | Reserved | Reserved | Reserved | Reserved | Reserved | VSS |
| 6 | | ddr_dqm2 | ddr_d23 | Reserved | | Reserved | Reserved | RTC_PMIC_EN | RTC_PWRONRST |
| 5 | | ddr_d16 | ddr_d22 | | | | Reserved | VDDS_RTC | RTC_XTALIN |
| 4 | | ddr_d17 | ddr_d21 | ddr_d26 | | | | VSS_RTC | RTC_XTALOUT |
| 3 | | ddr_d18 | | ddr_d25 | ddr_d27 | | ddr_vtp | CAP_VDD_RTC | RTC_WAKEUP |
| 2 | ddr_odt1 | ddr_d19 | ddr_dqsn2 | ddr_d24 | ddr_dqsn3 | ddr_d28 | ddr_d31 | Reserved | RTC_KALDO_EN |
| 1 | ddr_odt0 | ddr_d20 | ddr_dqs2 | ddr_dqm3 | ddr_dqs3 | ddr_d29 | ddr_d30 | Reserved | VSS |

| 1 | 2 | 3 |
|---|---|---|
| 4 | 5 | 6 |
| 7 | 8 | 9 |

www.ti.com

4.2 Ball Characteristics

- 1. BALL NUMBER: Package ball numbers associated with each signals.
- 2. **PIN NAME:** The name of the package pin.

Note: The table does not take into account subsystem terminal multiplexing options.

- 3. SIGNAL NAME: The signal name for that pin in the mode being used.
- 4. MODE: Multiplexing mode number.
 - (a) Mode 0 is the primary mode; this means that when mode 0 is set, the function mapped on the terminal corresponds to the name of the terminal. There is always a function mapped on the primary mode. Notice that primary mode is not necessarily the default mode.

Note: The default mode is the mode at the release of the reset; also see the RESET REL. MODE column.

- (b) Modes 1 to 7 are possible modes for alternate functions. On each terminal, some modes are effectively used for alternate functions, while some modes are not used and do not correspond to a functional configuration.
- 5. TYPE: Signal direction
 - I = Input
 - O = Output
 - IO = Input and Output
 - D = Open drain
 - DS = Differential
 - A = Analog
 - PWR = Power
 - GND = Ground

Note: In the safe_mode, the buffer is configured in high-impedance.

- 6. BALL RESET STATE: State of the terminal while the active low PWRONRSTn terminal is low.
 - 0: The buffer drives V_{OL} (pulldown or pullup resistor not activated)
 - 0(PD): The buffer drives V_{OL} with an active pulldown resistor
 - 1: The buffer drives V_{OH} (pulldown or pullup resistor not activated)
 - 1(PU): The buffer drives V_{OH} with an active pullup resistor
 - Z or OFF: High-impedance
 - L: High-impedance with an active pulldown resistor
 - H: High-impedance with an active pullup resistor
- BALL RESET REL. STATE: State of the terminal after the active low PWRONRSTn terminal transitions from low to high.
 - 0: The buffer drives V_{OL} (pulldown or pullup resistor not activated)
 - 0(PD): The buffer drives V_{OL} with an active pulldown resistor
 - 1: The buffer drives V_{OH} (pulldown or pullup resistor not activated)
 - 1(PU): The buffer drives V_{OH} with an active pullup resistor
 - Z or OFF: High-impedance.
 - L: High-impedance with an active pulldown resistor
 - H: High-impedance with an active pullup resistor
- 8. **RESET REL. MODE:** The mode is automatically configured after the active low PWRONRSTn terminal transitions from low to high.
- 9. **POWER:** The voltage supply that powers the terminal's IO buffers.
- 10. **HYS:** Indicates if the input buffer is with hysteresis.
- 11. **BUFFER STRENGTH:** Drive strength of the associated output buffer.
- 12. **PULLUP OR PULLDOWN TYPE:** Denotes the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
- 13. IO CELL: IO cell information.



Note: Configuring two terminals to the same input signal is not supported as it can yield unexpected results. This can be easily prevented with the proper software configuration.



Table 4-10. Pin Attributes (ZDN Package)

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| AA12 | ADC0_AIN0 | ADC0_AIN0 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| Y12 | ADC0_AIN1 | ADC0_AIN1 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| Y13 | ADC0_AIN2 | ADC0_AIN2 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| AA13 | ADC0_AIN3 | ADC0_AIN3 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| AB13 | ADC0_AIN4 | ADC0_AIN4 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| AC13 | ADC0_AIN5 | ADC0_AIN5 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| AD13 | ADC0_AIN6 | ADC0_AIN6 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| AE13 | ADC0_AIN7 | ADC0_AIN7 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC0 | NA | 25 | NA | Analog |
| AE14 | ADC0_VREFN | ADC0_VREFN | 0x0 | AP | Z | Z | Mode0 | VDDA_ADC0 | NA | NA | NA | Analog |
| AD14 | ADC0_VREFP | ADC0_VREFP | 0x0 | AP | Z | Z | Mode0 | VDDA_ADC0 | NA | NA | NA | Analog |
| AC16 | ADC1_AIN0 | ADC1_AIN0 | 0x0 | A | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| AB16 | ADC1_AIN1 | ADC1_AIN1 | 0x0 | A | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| AA16 | ADC1_AIN2 | ADC1_AIN2 | 0x0 | A | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| AB15 | ADC1_AIN3 | ADC1_AIN3 | 0x0 | A | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| AA15 | ADC1_AIN4 | ADC1_AIN4 | 0x0 | A | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| Y15 | ADC1_AIN5 | ADC1_AIN5 | 0x0 | Α | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| AE16 | ADC1_AIN6 | ADC1_AIN6 | 0x0 | A | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| AD16 | ADC1_AIN7 | ADC1_AIN7 | 0x0 | A | Z | Z | Mode0 | VDDA_ADC1 | NA | 25 | NA | Analog |
| AD15 | ADC1_VREFN | ADC1_VREFN | 0x0 | AP | Z | Z | Mode0 | VDDA_ADC1 | NA | NA | NA | Analog |
| AE15 | ADC1_VREFP | ADC1_VREFP | 0x0 | AP | Z | Z | Mode0 | VDDA_ADC1 | NA | NA | NA | Analog |
| AE18 | cam0_data0 | cam0_data0 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | cam1_data9 | 0x2 | I | | | | | | | | |
| | | I2C1_SDA | 0x3 | IOD | | | | | | | | |
| | | pr0_pru1_gpo16 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi16 | 0x5 | I | | | | | | | | |
| | | ehrpwm0_synco | 0x6 | 0 | | | | | | | | |
| | | gpio5_19 | 0x7 | Ю | | | | | | | | |
| AB18 | cam0_data1 | cam0_data1 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | cam1_data8 | 0x2 | I | | | | | | | | |
| | | I2C1_SCL | 0x3 | IOD | | | | | | | | |
| | | pr0_pru1_gpo17 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi17 | 0x5 | | | | | | | | | |
| | | ehrpwm3_synco | 0x6 | 0 | | | | | | | | |
| | | gpio5_20 | 0x7 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| Y18 | cam0_data2 | cam0_data2 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_clk | 0x1 | Ю | | | | | | | | |
| | | cam1_data10 | 0x2 | I | | | | | | | | |
| | | qspi_clk | 0x3 | Ю | | | | | | | | |
| | | gpio4_24 | 0x7 | Ю | | | | | | | | |
| AA18 | cam0_data3 | cam0_data3 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_cmd | 0x1 | Ю | | | | | | | | |
| | | cam1_data11 | 0x2 | I | | | | | | | | |
| | | qspi_csn | 0x3 | 0 | | | | | | | | |
| | | gpio4_25 | 0x7 | Ю | | | | | | | | |
| AE19 | cam0_data4 | cam0_data4 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat0 | 0x1 | Ю | | | | | | | | |
| | | cam1_wen | 0x2 | I | | | | | | | | |
| | | qspi_d0 | 0x3 | Ю | | | | | | | | |
| | | ehrpwm3A | 0x6 | 0 | | | | | | | | |
| | | gpio4_26 | 0x7 | Ю | | | | | | | | |
| AD19 | cam0_data5 | cam0_data5 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat1 | 0x1 | Ю | | | | | | | | |
| | | qspi_d1 | 0x3 | I | | | | | | | | |
| | | ehrpwm3B | 0x6 | 0 | | | | | | | | |
| | | gpio4_27 | 0x7 | Ю | | | | | | | | |
| AE20 | cam0_data6 | cam0_data6 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat2 | 0x1 | Ю | | | | | | | | |
| | | qspi_d2 | 0x3 | I | | | | | | | | |
| | | ehrpwm1A | 0x6 | 0 | | | | | | | | |
| | | gpio4_28 | 0x7 | Ю | | | | | | | | |
| AD20 | cam0_data7 | cam0_data7 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat3 | 0x1 | IO | | | | | | | | |
| | | qspi_d3 | 0x3 | I | | | | | | | | |
| | | ehrpwm1B | 0x6 | 0 | | | | | | | | |
| | | gpio4_29 | 0x7 | Ю | \dashv | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| AB19 | cam0_data8 | cam0_data8 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data18 | 0x2 | 0 | | | | | | | | |
| | | pr0_pru0_gpo15 | 0x3 | 0 | | | | | | | | |
| | | spi2_cs2 | 0x4 | IO | | | | | | | | |
| | | pr0_pru0_gpi15 | 0x5 | I | | | | | | | | |
| | | EMU7 | 0x6 | IO | | | | | | | | |
| | | gpio4_5 | 0x7 | Ю | | | | | | | | |
| | | I2C2_SCL | 0x8 | IOD | | | | | | | | |
| AA19 | cam0_data9 | cam0_data9 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data17 | 0x2 | 0 | | | | | | | | |
| | | pr0_pru0_gpo16 | 0x3 | 0 | | | | | | | | |
| | | spi2_cs3 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru0_gpi16 | 0x5 | I | | | | | | | | |
| | | EMU8 | 0x6 | IO | | | | | | | | |
| | | gpio4_6 | 0x7 | Ю | | | | | | | | |
| AC18 | cam0_field | cam0_field | 0x0 | IO | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data21 | 0x2 | 0 | | | | | | | | |
| | | cam0_data10 | 0x3 | I | | | | | | | | |
| | | spi2_sclk | 0x4 | Ю | | | | | | | | |
| | | cam1_data10 | 0x5 | I | | | | | | | | |
| | | EMU4 | 0x6 | Ю | | | | | | | | |
| | | gpio4_2 | 0x7 | IO | | | | | | | | |
| AE17 | cam0_hd | cam0_hd | 0x0 | Ю | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data23 | 0x2 | 0 | | | | | | | | |
| | | pr1_edio_sof | 0x3 | 0 | | | | | | | | |
| | | spi2_cs1 | 0x4 | IO | | | | | | | | |
| | | EMU10 | 0x5 | Ю | | | | | | | | |
| | | EMU2 | 0x6 | IO | | | | | | | | |
| | | gpio4_0 | 0x7 | IO | | | | | | | | |
| AC20 | cam0_pclk | cam0_pclk | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data19 | 0x2 | 0 | | | | | | | | |
| | | pr0_pru0_gpo14 | 0x3 | 0 | | | | | | | | |
| | | spi2_cs0 | 0x4 | IO | | | | | | | | |
| | | pr0_pru0_gpi14 | 0x5 | I | | | | | | | | |
| | | EMU6 | 0x6 | IO | - | | | | | | | |
| | | gpio4_4 | 0x7 | IO | 1 | | | | | | | |
| | | I2C2_SDA | 0x8 | IOD | + | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|------------------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| AD18 | cam0_vd | cam0_vd | 0x0 | Ю | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data22 | 0x2 | 0 | | | | | | | | |
| | | pr1_edio_outvalid | 0x3 | 0 | | | | | | | | |
| | | spi2_d1 | 0x4 | Ю | | | | | | | | |
| | | EMU11 | 0x5 | Ю | | | | | | | | |
| | | EMU3 | 0x6 | Ю | | | | | | | | |
| | | gpio4_1 | 0x7 | IO | | | | | | | | |
| AD17 | cam0_wen | cam0_wen | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data20 | 0x2 | 0 | | | | | | | | |
| | | cam0_data11 | 0x3 | I | | | | | | | | |
| | | spi2_d0 | 0x4 | Ю | | | | | | | | |
| | | cam1_data11 | 0x5 | I | | | | | | | | |
| | | EMU5 | 0x6 | Ю | | | | | | | | |
| | | gpio4_3 | 0x7 | Ю | | | | | | | | |
| AB20 | cam1_data0 | cam1_data0 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_rxd | 0x1 | Ю | | | | | | | | |
| | | spi3_d0 | 0x2 | Ю | | | | | | | | |
| | | I2C2_SDA | 0x3 | IOD | | | | | | | | |
| | | ehrpwm0_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio4_14 | 0x7 | Ю | | | | | | | | |
| AC21 | cam1_data1 | cam1_data1 | 0x0 | I | PU | PU | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_txd | 0x1 | IO | | | | | | | | |
| | | spi3_d1 | 0x2 | IO | | | | | | | | |
| | | I2C2_SCL | 0x3 | IOD | | | | | | | | |
| | | ehrpwm0_synci | 0x6 | I | | | | | | | | |
| | | gpio4_15 | 0x7 | IO | | | | | | | | |
| AD21 | cam1_data2 | cam1_data2 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_ctsn | 0x1 | Ю | | | | | | | | |
| | | spi3_cs0 | 0x2 | Ю | | | | | | | | |
| | | mmc2_clk | 0x3 | Ю | | | | | | | | |
| | | pr0_pru1_gpo10 | 0x4 | 0 | 7 | | | | | | | |
| | | pr0_pru1_gpi10 | 0x5 | I | | | | | | | | |
| | | ehrpwm1_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio4_16 | 0x7 | Ю | 1 | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| AE22 | cam1_data3 | cam1_data3 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_rtsn | 0x1 | 0 | | | | | | | | |
| | | spi3_sclk | 0x2 | Ю | | | | | | | | |
| | | mmc2_cmd | 0x3 | Ю | | | | | | | | |
| | | pr0_pru1_gpo11 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi11 | 0x5 | I | | | | | | | | |
| | | pr1_edc_latch0_in | 0x6 | I | | | | | | | | |
| | | gpio4_17 | 0x7 | Ю | | | | | | | | |
| AD22 | cam1_data4 | cam1_data4 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_rin | 0x1 | I | | | | | | | | |
| | | uart2_rxd | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat0 | 0x3 | Ю | | | | | | | | |
| | | pr0_pru1_gpo12 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi12 | 0x5 | I | | | | | | | | |
| | | pr1_edc_latch1_in | 0x6 | I | | | | | | | | |
| | | gpio4_18 | 0x7 | Ю | | | | | | | | |
| | | uart0_dcdn | 0x8 | I | | | | | | | | |
| AE23 | cam1_data5 | cam1_data5 | 0x0 | I | PU | PU | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_dsrn | 0x1 | I | | | | | | | | |
| | | uart2_txd | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat1 | 0x3 | Ю | | | | | | | | |
| | | pr0_pru1_gpo13 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi13 | 0x5 | I | | | | | | | | |
| | | pr1_edio_latch_in | 0x6 | I | | | | | | | | |
| | | gpio4_19 | 0x7 | Ю | | | | | | | | |
| AD23 | cam1_data6 | cam1_data6 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_dcdn | 0x1 | I | | | | | | | | |
| | | uart2_ctsn | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat2 | 0x3 | Ю | | | | | | | | |
| | | pr0_pru1_gpo14 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi14 | 0x5 | I | | | | | | | | |
| | | pr1_edio_data_in0 | 0x6 | I | | | | | | | | |
| | | gpio4_20 | 0x7 | Ю | | | | | | | | |

Texas Instruments

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| AE24 | cam1_data7 | cam1_data7 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | uart1_dtrn | 0x1 | 0 | | | | | | | | |
| | | uart2_rtsn | 0x2 | 0 | | | | | | | | |
| | | mmc2_dat3 | 0x3 | IO | | | | | | | | |
| | | pr0_pru1_gpo15 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi15 | 0x5 | I | | | | | | | | |
| | | pr1_edio_data_in1 | 0x6 | I | | | | | | | | |
| | | gpio4_21 | 0x7 | Ю | | | | | | | | |
| AD24 | cam1_data8 | cam1_data8 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | xdma_event_intr3 | 0x1 | I | | | | | | | | |
| | | spi0_cs2 | 0x2 | IO | | | | | | | | |
| | | pr0_pru1_gpo0 | 0x3 | 0 | | | | | | | | |
| | | spi2_d0 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru1_gpi0 | 0x5 | I | | | | | | | | |
| | | EMU10 | 0x6 | Ю | | | | | | | | |
| | | gpio4_8 | 0x7 | IO | | | | | | | | |
| | | uart0_rtsn | 0x8 | 0 | | | | | | | | |
| AC24 | cam1_data9 | cam1_data9 | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data16 | 0x2 | 0 | | | | | | | | |
| | | pr0_pru0_gpo17 | 0x3 | 0 | | | | | | | | |
| | | spi2_cs3 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru0_gpi17 | 0x5 | I | | | | | | | | |
| | | EMU9 | 0x6 | Ю | | | | | | | | |
| | | gpio4_7 | 0x7 | Ю | | | | | | | | |
| | | uart0_ctsn | 0x8 | I | | | | | | | | |
| AC25 | cam1_field | cam1_field | 0x0 | Ю | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | xdma_event_intr7 | 0x1 | I | | | | | | | | |
| | | ext_hw_trigger | 0x2 | I | | | | | | | | |
| | | cam0_data10 | 0x3 | I | | | | | | | | |
| | | spi2_cs1 | 0x4 | Ю | | | | | | | | |
| | | cam1_data10 | 0x5 | I | | | | | | | | |
| | | ehrpwm1B | 0x6 | 0 | | | | | | | | |
| | | gpio4_12 | 0x7 | Ю | | | | | | | | |
| | | ehrpwm3A | 0x8 | 0 | | | | | | | | |

| | | 18016 4-10 | | , | | | | <i>,</i> | | | | |
|--------------------|--------------------|--------------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
| AD25 | cam1_hd | cam1_hd | 0x0 | Ю | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | xdma_event_intr4 | 0x1 | I | | | | | | | | |
| | | spi0_cs3 | 0x2 | Ю | | | | | | | | |
| | | pr0_pru1_gpo1 | 0x3 | 0 | | | | | | | | |
| | | spi2_cs0 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru1_gpi1 | 0x5 | I | | | | | | | | |
| | | ehrpwm0A | 0x6 | 0 | | | | | | | | |
| | | gpio4_9 | 0x7 | Ю | | | | | | | | |
| AE21 | cam1_pclk | cam1_pclk | 0x0 | I | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | xdma_event_intr6 | 0x1 | I | | | | | | | | |
| | | spi1_cs3 | 0x2 | Ю | | | | | | | | |
| | | pr0_pru1_gpo3 | 0x3 | 0 | | | | | | | | |
| | | spi2_sclk | 0x4 | Ю | | | | | | | | |
| | | pr0_pru1_gpi3 | 0x5 | ı | | | | | | | | |
| | | ehrpwm1A | 0x6 | 0 | | | | | | | | |
| | | gpio4_11 | 0x7 | Ю | | | | | | | | |
| AC23 | cam1_vd | cam1_vd | 0x0 | Ю | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | xdma_event_intr5 | 0x1 | I | | | | | | | | |
| | | spi1_cs2 | 0x2 | Ю | | | | | | | | |
| | | pr0_pru1_gpo2 | 0x3 | 0 | | | | | | | | |
| | | spi2_cs2 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru1_gpi2 | 0x5 | ı | | | | | | | | |
| | | ehrpwm0B | 0x6 | 0 | | | | | | | | |
| | | gpio4_10 | 0x7 | Ю | | | | | | | | |
| AB25 | cam1_wen | cam1_wen | 0x0 | ı | PD | PD | Mode7 | VDDSHV2 | Yes | 6 | PU/PD | LVCMOS |
| | | xdma_event_intr8 | 0x1 | ı | | | | | | | | |
| | | pr1_edio_sof | 0x2 | 0 | | | | | | | | |
| | | cam0_data11 | 0x3 | I | | | | | | | | |
| | | spi2_d1 | 0x4 | Ю | | | | | | | | |
| | | cam1_data11 | 0x5 | ı | | | | | | | | |
| | | EMU11 | 0x6 | Ю | | | | | | | | |
| | | gpio4_13 | 0x7 | Ю | | | | | | | | |
| | | ehrpwm3B | 0x8 | 0 | | | | | | | | |
| F19 | CAP_VBB_MPU | CAP_VBB_MPU | NA | A | NA | NA | NA | NA | NA | NA | NA | NA |
| D6 | CAP_VDDS1P8V_IOLDO | CAP_VDDS1P8V_IOLDO | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| AD3 | CAP_VDD_RTC | CAP_VDD_RTC | NA | A | NA | NA | NA | NA | NA | NA | NA | NA |
| E13 | CAP_VDD_SRAM_CORE | CAP_VDD_SRAM_CORE | NA | Α | NA | NA | NA | NA | NA | NA | NA | NA |
| E14 | CAP_VDD_SRAM_MPU | CAP_VDD_SRAM_MPU | NA | Α | NA | NA | NA | NA | NA | NA | NA | NA |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|--------------------|------------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|-------------------------|
| H20 | clkreq | clkreq gpio0_24 | 0x0 0x7 | 0 | OFF | PU | Mode0 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| N1 | ddr_a0 | ddr_a0 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL 12 |
| L1 | ddr_a1 | ddr_a1 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| M6 | ddr_a10 | ddr_a10 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| T5 | ddr_a11 | ddr_a11 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| T4 | ddr_a12 | ddr_a12 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| N5 | ddr_a13 | ddr_a13 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| Т3 | ddr_a14 | ddr_a14 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| T2 | ddr_a15 | ddr_a15 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| L2 | ddr_a2 | ddr_a2 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| P2 | ddr_a3 | ddr_a3 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| P1 | ddr_a4 | ddr_a4 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| R5 | ddr_a5 | ddr_a5 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| R4 | ddr_a6 | ddr_a6 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| R3 | ddr_a7 | ddr_a7 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| R2 | ddr_a8 | ddr_a8 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| R1 | ddr_a9 | ddr_a9 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| K1 | ddr_ba0 | ddr_ba0 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| K2 | ddr_ba1 | ddr_ba1 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| КЗ | ddr_ba2 | ddr_ba2 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| N3 | ddr_casn | ddr_casn | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| M2 | ddr_ck | ddr_ck | 0x0 | 0 | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| МЗ | ddr_cke0 | ddr_cke0 | 0x0 | 0 | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|-------------------------|
| N6 | ddr_cke1 | ddr_cke1 | 0x0 | 0 | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| M5 | ddr_csn0 | ddr_csn0 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| M4 | ddr_csn1 | ddr_csn1 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| E3 | ddr_d0 | ddr_d0 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| E2 | ddr_d1 | ddr_d1 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| J5 | ddr_d10 | ddr_d10 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| J4 | ddr_d11 | ddr_d11 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| J3 | ddr_d12 | ddr_d12 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| K6 | ddr_d13 | ddr_d13 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| K5 | ddr_d14 | ddr_d14 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| K4 | ddr_d15 | ddr_d15 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| V5 | ddr_d16 | ddr_d16 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| V4 | ddr_d17 | ddr_d17 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| V3 | ddr_d18 | ddr_d18 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| V2 | ddr_d19 | ddr_d19 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| E1 | ddr_d2 | ddr_d2 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| V1 | ddr_d20 | ddr_d20 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| W4 | ddr_d21 | ddr_d21 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| W5 | ddr_d22 | ddr_d22 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| W6 | ddr_d23 | ddr_d23 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| Y2 | ddr_d24 | ddr_d24 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| Y3 | ddr_d25 | ddr_d25 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| Y4 | ddr_d26 | ddr_d26 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |

Texas Instruments

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|-------------------------|
| AA3 | ddr_d27 | ddr_d27 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| AB2 | ddr_d28 | ddr_d28 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| AB1 | ddr_d29 | ddr_d29 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| F3 | ddr_d3 | ddr_d3 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| AC1 | ddr_d30 | ddr_d30 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| AC2 | ddr_d31 | ddr_d31 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| G4 | ddr_d4 | ddr_d4 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| G3 | ddr_d5 | ddr_d5 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| G2 | ddr_d6 | ddr_d6 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| G1 | ddr_d7 | ddr_d7 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| H1 | ddr_d8 | ddr_d8 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| J6 | ddr_d9 | ddr_d9 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| F4 | ddr_dqm0 | ddr_dqm0 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| H2 | ddr_dqm1 | ddr_dqm1 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| V6 | ddr_dqm2 | ddr_dqm2 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| Y1 | ddr_dqm3 | ddr_dqm3 | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| F2 | ddr_dqs0 | ddr_dqs0 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| J2 | ddr_dqs1 | ddr_dqs1 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| W1 | ddr_dqs2 | ddr_dqs2 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| AA1 | ddr_dqs3 | ddr_dqs3 | 0x0 | Ю | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| F1 | ddr_dqsn0 | ddr_dqsn0 | 0x0 | Ю | PU | | Mode0 | VDDS_DDR | Yes | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| J1 | ddr_dqsn1 | ddr_dqsn1 | 0x0 | Ю | PU | | Mode0 | VDDS_DDR | Yes | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| W2 | ddr_dqsn2 | ddr_dqsn2 | 0x0 | Ю | PU | | Mode0 | VDDS_DDR | Yes | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|----------------|--------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|-------------------------|
| AA2 | ddr_dqsn3 | ddr_dqsn3 | 0x0 | Ю | PU | | Mode0 | VDDS_DDR | Yes | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| M1 | ddr_nck | ddr_nck | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| U1 | ddr_odt0 | ddr_odt0 | 0x0 | 0 | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| U2 | ddr_odt1 | ddr_odt1 | 0x0 | 0 | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| N2 | ddr_rasn | ddr_rasn | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| T1 | ddr_resetn | ddr_resetn | 0x0 | 0 | PD | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS |
| T6 | ddr_vref | ddr_vref | 0x0 | AP (15) | NA | NA | Mode0 | VDDS_DDR | NA | NA | NA | Analog |
| AC3 | ddr_vtp | ddr_vtp | 0x0 | I (16) | NA | NA | Mode0 | VDDS_DDR | NA | NA | NA | Analog |
| N4 | ddr_wen | ddr_wen | 0x0 | 0 | PU | | Mode0 | VDDS_DDR | YES | 8 | PU/PD | LVCMOS/HST L/HSUL_12 |
| A24 | dss_ac_bias_en | dss_ac_bias_en | 0x0 | 0 | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a11 | 0x1 | 0 | | | | | | | | |
| | | gpmc_a4 | 0x2 | 0 | | | | | | | | |
| | | pr1_edio_data_in5 | 0x3 | ı | | | | | | | | |
| | | pr1_edio_data_out5 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpo9 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru1_gpi9 | 0x6 | ı | | | | | | | | |
| | | gpio2_25 | 0x7 | Ю | | | | | | | | |
| B22 | dss_data0 (3) | dss_data0 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a0 | 0x1 | 0 | | | | | | | | |
| | | pr1_mii_mt0_clk | 0x2 | ı | | | | | | | | |
| | | ehrpwm2A | 0x3 | 0 | | | | | | | | |
| | | pr1_pru0_gpo0 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi0 | 0x6 | I | | | | | | | | |
| | | gpio2_6 | 0x7 | Ю | | | | | | | | |
| A21 | dss_data1 (3) | dss_data1 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a1 | 0x1 | 0 | | | | | | | | |
| | | pr1_mii0_txen | 0x2 | 0 | | | | | | | | |
| | | ehrpwm2B | 0x3 | 0 | | | | | | | | |
| | | pr1_pru0_gpo1 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi1 | 0x6 | I | | | | | | | | |
| | | gpio2_7 | 0x7 | Ю | | | | | | | | |

Texas Instruments

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|----------------|------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| A18 | dss_data10 (3) | dss_data10 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a14 | 0x1 | 0 | | | | | | | | |
| | | ehrpwm1A | 0x2 | 0 | | | | | | | | |
| | | mcasp0_axr0 | 0x3 | Ю | | | | | | | | |
| | | pr1_mii0_rxd1 | 0x5 | I | | | | | | | | |
| | | uart3_ctsn | 0x6 | Ю | | | | | | | | |
| | | gpio2_16 | 0x7 | Ю | | | | | | | | |
| B18 | dss_data11 (3) | dss_data11 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a15 | 0x1 | 0 | | | | | | | | |
| | | ehrpwm1B | 0x2 | 0 | | | | | | | | |
| | | mcasp0_ahclkr | 0x3 | Ю | | | | | | | | |
| | | mcasp0_axr2 | 0x4 | Ю | | | | | | | | |
| | | pr1_mii0_rxd0 | 0x5 | I | | | | | | | | |
| | | uart3_rtsn 0x6 O | | | | | | | | | | |
| | | gpio2_17 | 0x7 | Ю | | | | | | | | |
| | | spi3_cs1 | 0x8 | Ю | | | | | | | | |
| C19 | dss_data12 (3) | dss_data12 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a16 | 0x1 | 0 | | | | | | | | |
| | | eQEP1A_in | 0x2 | I | | | | | | | | |
| | | mcasp0_aclkr | 0x3 | Ю | | | | | | | | |
| | | mcasp0_axr2 | 0x4 | Ю | | | | | | | | |
| | | pr1_mii0_rxlink | 0x5 | I | | | | | | | | |
| | | uart4_ctsn | 0x6 | I | | | | | | | | |
| | | gpio0_8 | 0x7 | Ю | | | | | | | | |
| | | spi3_sclk | 0x8 | Ю | | | | | | | | |
| D19 | dss_data13 (3) | dss_data13 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a17 | 0x1 | 0 | | | | | | | | |
| | | eQEP1B_in | 0x2 | I | | | | | | | | |
| | | mcasp0_fsr | 0x3 | Ю | | | | | | | | |
| | | mcasp0_axr3 | 0x4 | Ю | 1 | | | | | | | |
| | | pr1_mii0_rxer | 0x5 | I | 1 | | | | | | | |
| | | uart4_rtsn | 0x6 | 0 | 1 | | | | | | | |
| | | gpio0_9 | 0x7 | Ю | 1 | | | | | | | |
| | | spi3_d0 | 0x8 | Ю | | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|----------------|------------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| C17 | dss_data14 (3) | dss_data14 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a18 | 0x1 | 0 | | | | | | | | |
| | | eQEP1_index | 0x2 | Ю | | | | | | | | |
| | | mcasp0_axr1 | 0x3 | Ю | | | | | | | | |
| | | uart5_rxd | 0x4 | I | | | | | | | | |
| | | pr1_mii_mr0_clk | 0x5 | I | | | | | | | | |
| | | uart5_ctsn | 0x6 | I | | | | | | | | |
| | | gpio0_10 | 0x7 | Ю | | | | | | | | |
| | | spi3_d1 | 0x8 | Ю | | | | | | | | |
| D17 | dss_data15 (3) | dss_data15 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a19 | 0x1 | 0 | | | | | | | | |
| | | eQEP1_strobe | 0x2 | Ю | | | | | | | | |
| | | mcasp0_ahclkx | 0x3 | Ю | | | | | | | | |
| | | mcasp0_axr3 | 0x4 | Ю | | | | | | | | |
| | | pr1_mii0_rxdv | 0x5 | I | | | | | | | | |
| | | uart5_rtsn | 0x6 | 0 | | | | | | | | |
| | | gpio0_11 | 0x7 | Ю | | | | | | | | |
| | | spi3_cs0 | 0x8 | Ю | | | | | | | | |
| B21 | dss_data2 (3) | dss_data2 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a2 | 0x1 | 0 | | | | | | | | |
| | | pr1_mii0_txd3 | 0x2 | 0 | | | | | | | | |
| | | ehrpwm2_tripzone_input | 0x3 | I | | | | | | | | |
| | | pr1_pru0_gpo2 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi2 | 0x6 | I | | | | | | | | |
| | | gpio2_8 | 0x7 | Ю | | | | | | | | |
| C21 | dss_data3 (3) | dss_data3 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a3 | 0x1 | 0 | | | | | | | | |
| | | pr1_mii0_txd2 | 0x2 | 0 | | | | | | | | |
| | | ehrpwm0_synco | 0x3 | 0 | 7 | | | | | | | |
| | | pr1_pru0_gpo3 | 0x5 | 0 | 7 | | | | | | | |
| | | pr1_pru0_gpi3 | 0x6 | I | | | | | | | | |
| | | gpio2_9 | 0x7 | Ю | 7 | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|---------------|------------------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| A20 | dss_data4 (3) | dss_data4 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a4 | 0x1 | 0 | | | | | | | | |
| | | pr1_mii0_txd1 | 0x2 | 0 | | | | | | | | |
| | | eQEP2A_in | 0x3 | l | | | | | | | | |
| | | pr1_pru0_gpo4 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi4 | 0x6 | I | | | | | | | | |
| | | gpio2_10 | 0x7 | Ю | | | | | | | | |
| B20 | dss_data5 (3) | dss_data5 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a5 | 0x1 | 0 | | | | | | | | |
| | | pr1_mii0_txd0 | 0x2 | 0 | | | | | | | | |
| | | eQEP2B_in | 0x3 | I | | | | | | | | |
| | | pr1_pru0_gpo5 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi5 | 0x6 | I | | | | | | | | |
| | | gpio2_11 | 0x7 | Ю | | | | | | | | |
| C20 | dss_data6 (3) | dss_data6 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a6 | 0x1 | 0 | | | | | | | | |
| | | pr1_edio_data_in6 | 0x2 | l | | | | | | | | |
| | | eQEP2_index | 0x3 | Ю | | | | | | | | |
| | | pr1_edio_data_out6 | 0x4 | 0 | | | | | | | | |
| | | pr1_pru0_gpo6 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi6 | 0x6 | I | | | | | | | | |
| | | gpio2_12 | 0x7 | Ю | | | | | | | | |
| E19 | dss_data7 (3) | dss_data7 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a7 | 0x1 | 0 | | | | | | | | |
| | | pr1_edio_data_in7 | 0x2 | I | | | | | | | | |
| | | eQEP2_strobe | 0x3 | Ю | | | | | | | | |
| | | pr1_edio_data_out7 | 0x4 | 0 | | | | | | | | |
| | | pr1_pru0_gpo7 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi7 | 0x6 | I | | | | | | | | |
| | | gpio2_13 | 0x7 | Ю | | | | | | | | |
| A19 | dss_data8 (3) | dss_data8 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a12 | 0x1 | 0 | | | | | | | | |
| | | ehrpwm1_tripzone_input | 0x2 | I | | | | | | | | |
| | | mcasp0_aclkx | 0x3 | Ю | | | | | | | | |
| | | uart5_txd | 0x4 | 0 | | | | | | | | |
| | | pr1_mii0_rxd3 | 0x5 | ı | 1 | | | | | | | |
| | | uart2_ctsn | 0x6 | Ю | | | | | | | | |
| | | gpio2_14 | 0x7 | IO | + | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|---------------|--------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| B19 | dss_data9 (3) | dss_data9 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a13 | 0x1 | 0 | | | | | | | | |
| | | ehrpwm0_synco | 0x2 | 0 | | | | | | | | |
| | | mcasp0_fsx | 0x3 | Ю | | | | | | | | |
| | | uart5_rxd | 0x4 | I | | | | | | | | |
| | | pr1_mii0_rxd2 | 0x5 | I | | | | | | | | |
| | | uart2_rtsn | 0x6 | 0 | | | | | | | | |
| | | gpio2_15 | 0x7 | Ю | | | | | | | | |
| A23 | dss_hsync (4) | dss_hsync | 0x0 | 0 | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a9 | 0x1 | 0 | | | | | | | | |
| | | gpmc_a2 | 0x2 | 0 | | | | | | | | |
| | | pr1_edio_data_in3 | 0x3 | I | | | | | | | | |
| | | pr1_edio_data_out3 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpo7 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru1_gpi7 | 0x6 | I | | | | | | | | |
| | | gpio2_23 | 0x7 | Ю | | | | | | | | |
| A22 | dss_pclk | dss_pclk | 0x0 | 0 | OFF | PD | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a10 | 0x1 | 0 | | | | | | | | |
| | | gpmc_a3 | 0x2 | 0 | | | | | | | | |
| | | pr1_edio_data_in4 | 0x3 | I | | | | | | | | |
| | | pr1_edio_data_out4 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpo8 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru1_gpi8 | 0x6 | I | | | | | | | | |
| | | gpio2_24 | 0x7 | Ю | | | | | | | | |
| B23 | dss_vsync (5) | dss_vsync | 0x0 | 0 | OFF | OFF | Mode7 | VDDSHV6 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a8 | 0x1 | 0 | | | | | | | | |
| | | gpmc_a1 | 0x2 | 0 | | | | | | | | |
| | | pr1_edio_data_in2 | 0x3 | ı | | | | | | | | |
| | | pr1_edio_data_out2 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpo6 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru1_gpi6 | 0x6 | ı | | | | | | | | |
| | | gpio2_22 | 0x7 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|-------------------|-----------------------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| G24 | eCAP0_in_PWM0_out | eCAP0_in_PWM0_out | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | uart3_txd | 0x1 | IO | | | | | | | | |
| | | spi1_cs1 | 0x2 | IO | | | | | | | | |
| | | pr1_ecap0_ecap_capin_apwm_o | 0x3 | Ю | | | | | | | | |
| | | spi1_sclk | 0x4 | IO | | | | | | | | |
| | | mmc0_sdwp | 0x5 | I | | | | | | | | |
| | | xdma_event_intr2 | 0x6 | I | | | | | | | | |
| | | gpio0_7 | 0x7 | Ю | | | | | | | | |
| | | ehrpwm2B | 0x8 | 0 | | | | | | | | |
| | | timer1 | 0x9 | Ю | | | | | | | | |
| N23 | EMU0 | EMU0 | 0x0 | Ю | PU | PU | Mode0 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | gpio3_7 | 0x7 | Ю | | | | | | | | |
| T24 | EMU1 | EMU1 | 0x0 | Ю | PU | PU | Mode0 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | gpio3_8 | 0x7 | Ю | | | | | | | | |
| G25 | EXTINTn | nNMI | 0x0 | I | OFF | PU | Mode0 | VDDSHV3 | Yes | NA | PU/PD | LVCMOS |
| G20 | gpio5_10 | I2C1_SCL | 0x1 | IOD | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | gpio5_10 | pr1_mii0_crs | 0x5 | I | | | | | | | | |
| | | gpio5_10 | 0x7 | Ю | | | | | | | | |
| F23 | gpio5_11 | pr1_mii1_crs | 0x5 | I | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | gpio5_11 | 0x7 | Ю | | | | | | | | |
| E25 | gpio5_12 | I2C1_SDA | 0x1 | IOD | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | pr1_mii0_rxlink | 0x5 | I | | | | | | | | |
| | | gpio5_12 | 0x7 | Ю | | | | | | | | |
| E24 | gpio5_13 | pr1_mii1_rxlink | 0x5 | I | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | gpio5_13 | 0x7 | Ю | | | | | | | | |
| D25 | gpio5_8 | pr1_mii0_col | 0x5 | I | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | gpio5_8 | 0x7 | IO | | | | | | | | |
| F24 | gpio5_9 | pr1_mii1_col | 0x5 | I | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | gpio5_9 | 0x7 | IO | | | | | | | | |
| C3 | gpmc_a0 | gpmc_a0 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_txen | 0x1 | 0 | | | | | | | | |
| | | rgmii2_tctl | 0x2 | 0 | | | | | | | | |
| | | rmii2_txen | 0x3 | 0 | 7 | | | | | | | |
| | | gpmc_a16 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_txen | 0x5 | 0 | | | | | | | | |
| | | ehrpwm1_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio1_16 | 0x7 | Ю | 1 | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| C5 | gpmc_a1 | gpmc_a1 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_rxdv | 0x1 | I | | | | | | | | |
| | | rgmii2_rctl | 0x2 | I | | | | | | | | |
| | | mmc2_dat0 | 0x3 | Ю | | | | | | | | |
| | | gpmc_a17 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_rxdv | 0x5 | I | | | | | | | | |
| | | ehrpwm0_synco | 0x6 | 0 | | | | | | | | |
| | | gpio1_17 | 0x7 | Ю | | | | | | | | |
| G8 | gpmc_a10 | gpmc_a10 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_rxd1 | 0x1 | I | | | | | | | | |
| | | rgmii2_rd1 | 0x2 | I | | | | | | | | |
| | | rmii2_rxd1 | 0x3 | I | | | | | | | | |
| | | gpmc_a26 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_rxd1 | 0x5 | I | | | | | | | | |
| | | mcasp0_axr0 | 0x6 | Ю | | | | | | | | |
| | | gpio1_26 | 0x7 | Ю | | | | | | | | |
| D8 | gpmc_a11 | gpmc_a11 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_rxd0 | 0x1 | I | | | | | | | | |
| | | rgmii2_rd0 | 0x2 | I | | | | | | | | |
| | | rmii2_rxd0 | 0x3 | I | | | | | | | | |
| | | gpmc_a27 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_rxd0 | 0x5 | I | | | | | | | | |
| | | mcasp0_axr1 | 0x6 | Ю | | | | | | | | |
| | | gpio1_27 | 0x7 | Ю | | | | | | | | |
| C6 | gpmc_a2 | gpmc_a2 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_txd3 | 0x1 | 0 | | | | | | | | |
| | | rgmii2_td3 | 0x2 | 0 | | | | | | | | |
| | | mmc2_dat1 | 0x3 | Ю | | | | | | | | |
| | | gpmc_a18 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_txd3 | 0x5 | 0 | | | | | | | | |
| | | ehrpwm1A | 0x6 | 0 | | | | | | | | |
| | | gpio1_18 | 0x7 | Ю | | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| A4 | gpmc_a3 | gpmc_a3 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_txd2 | 0x1 | 0 | | | | | | | | |
| | | rgmii2_td2 | 0x2 | 0 | | | | | | | | |
| | | mmc2_dat2 | 0x3 | Ю | | | | | | | | |
| | | gpmc_a19 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_txd2 | 0x5 | 0 | | | | | | | | |
| | | ehrpwm1B | 0x6 | 0 | | | | | | | | |
| | | gpio1_19 | 0x7 | Ю | | | | | | | | |
| D7 | gpmc_a4 | gpmc_a4 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_txd1 | 0x1 | 0 | | | | | | | | |
| | | rgmii2_td1 | 0x2 | 0 | | | | | | | | |
| | | rmii2_txd1 | 0x3 | 0 | | | | | | | | |
| | | gpmc_a20 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_txd1 | 0x5 | 0 | | | | | | | | |
| | | eQEP1A_in | 0x6 | I | | | | | | | | |
| | | gpio1_20 | 0x7 | Ю | | | | | | | | |
| E7 | gpmc_a5 | gpmc_a5 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_txd0 | 0x1 | 0 | | | | | | | | |
| | | rgmii2_td0 | 0x2 | 0 | | | | | | | | |
| | | rmii2_txd0 | 0x3 | 0 | | | | | | | | |
| | | gpmc_a21 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_txd0 | 0x5 | 0 | | | | | | | | |
| | | eQEP1B_in | 0x6 | I | | | | | | | | |
| | | gpio1_21 | 0x7 | Ю | | | | | | | | |
| E8 | gpmc_a6 | gpmc_a6 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_txclk | 0x1 | I | | | | | | | | |
| | | rgmii2_tclk | 0x2 | 0 | | | | | | | | |
| | | mmc2_dat4 | 0x3 | Ю | | | | | | | | |
| | | gpmc_a22 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii_mt1_clk | 0x5 | I | | | | | | | | |
| | | eQEP1_index | 0x6 | Ю | | | | | | | | |
| | | gpio1_22 | 0x7 | IO | | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| F6 | gpmc_a7 | gpmc_a7 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_rxclk | 0x1 | I | | | | | | | | |
| | | rgmii2_rclk | 0x2 | I | | | | | | | | |
| | | mmc2_dat5 | 0x3 | Ю | | | | | | | | |
| | | gpmc_a23 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii_mr1_clk | 0x5 | I | | | | | | | | |
| | | eQEP1_strobe | 0x6 | Ю | | | | | | | | |
| | | gpio1_23 | 0x7 | Ю | | | | | | | | |
| F7 | gpmc_a8 | gpmc_a8 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_rxd3 | 0x1 | I | | | | | | | | |
| | | rgmii2_rd3 | 0x2 | ı | | | | | | | | |
| | | mmc2_dat6 | 0x3 | Ю | | | | | | | | |
| | | gpmc_a24 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_rxd3 | 0x5 | ı | | | | | | | | |
| | | mcasp0_aclkx | 0x6 | Ю | | | | | | | | |
| | | gpio1_24 | 0x7 | Ю | | | | | | | | |
| B4 | gpmc_a9 | gpmc_a9 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_rxd2 | 0x1 | ı | | | | | | | | |
| | | rgmii2_rd2 | 0x2 | ı | | | | | | | | |
| | | mmc2_dat7 | 0x3 | Ю | | | | | | | | |
| | | gpmc_a25 | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_rxd2 | 0x5 | I | | | | | | | | |
| | | mcasp0_fsx | 0x6 | Ю | | | | | | | | |
| | | gpio1_25 | 0x7 | Ю | | | | | | | | |
| | | rmii2_crs_dv | 0x8 | I | | | | | | | | |
| B5 | gpmc_ad0 | gpmc_ad0 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat0 | 0x1 | Ю | | | | | | | | |
| | | gpio1_0 | 0x7 | Ю | | | | | | | | |
| A5 | gpmc_ad1 | gpmc_ad1 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat1 | 0x1 | Ю | 1 | | | | | | | |
| | | gpio1_1 | 0x7 | Ю | 1 | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|------------------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| F11 | gpmc_ad10 | gpmc_ad10 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data21 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat2 | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat6 | 0x3 | Ю | | | | | | | | |
| | | ehrpwm2_tripzone_input | 0x4 | I | | | | | | | | |
| | | pr1_mii0_txen | 0x5 | 0 | | | | | | | | |
| | | spi3_d1 | 0x6 | Ю | | | | | | | | |
| | | gpio0_26 | 0x7 | Ю | | | | | | | | |
| | | gpio5_24 | 0x9 | Ю | | | | | | | | |
| D11 | gpmc_ad11 | gpmc_ad11 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data20 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat3 | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat7 | 0x3 | Ю | | | | | | | | |
| | | ehrpwm0_synco | 0x4 | 0 | | | | | | | | |
| | | pr1_mii0_txd3 | 0x5 | 0 | | | | | | | | |
| | | spi3_cs0 | 0x6 | Ю | | | | | | | | |
| | | gpio0_27 | 0x7 | Ю | | | | | | | | |
| | | gpio5_23 | 0x9 | Ю | | | | | | | | |
| E11 | gpmc_ad12 | gpmc_ad12 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data19 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat4 | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat0 | 0x3 | Ю | | | | | | | | |
| | | eQEP2A_in | 0x4 | I | | | | | | | | |
| | | pr1_mii0_txd2 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi10 | 0x6 | ı | | | | | | | | |
| | | gpio1_12 | 0x7 | Ю | | | | | | | | |
| | | mcasp0_aclkx | 0x8 | Ю | | | | | | | | |
| | | pr1_pru0_gpo10 | 0x9 | 0 | | | | | | | | |
| C11 | gpmc_ad13 | gpmc_ad13 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data18 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat5 | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat1 | 0x3 | Ю | | | | | | | | |
| | | eQEP2B_in | 0x4 | I | | | | | | | | |
| | | pr1_mii0_txd1 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi11 | 0x6 | ı | | | | | | | | |
| | | gpio1_13 | 0x7 | Ю | | | | | | | | |
| | | mcasp0_fsx | 0x8 | Ю | | | | | | | | |
| | | pr1_pru0_gpo11 | 0x9 | 0 | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| B11 | gpmc_ad14 | gpmc_ad14 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data17 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat6 | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat2 | 0x3 | Ю | | | | | | | | |
| | | eQEP2_index | 0x4 | Ю | | | | | | | | |
| | | pr1_mii0_txd0 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi16 | 0x6 | I | | | | | | | | |
| | | gpio1_14 | 0x7 | Ю | | | | | | | | |
| | | mcasp0_axr0 | 0x8 | Ю | | | | | | | | |
| A11 | gpmc_ad15 | gpmc_ad15 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data16 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat7 | 0x2 | IO | | | | | | | | |
| | | mmc2_dat3 | 0x3 | IO | | | | | | | | |
| | | eQEP2_strobe | 0x4 | Ю | | | | | | | | |
| | | pr1_ecap0_ecap_capin_apwm_o | 0x5 | IO | | | | | | | | |
| | | gpio1_15 | 0x7 | IO | | | | | | | | |
| | | mcasp0_axr1 | 0x8 | IO | | | | | | | | |
| | | spi3_cs1 | 0x9 | IO | | | | | | | | |
| B6 | gpmc_ad2 | gpmc_ad2 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat2 | 0x1 | IO | | | | | | | | |
| | | gpio1_2 | 0x7 | IO | | | | | | | | |
| A6 | gpmc_ad3 | gpmc_ad3 | 0x0 | IO | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat3 | 0x1 | IO | | | | | | | | |
| | | gpio1_3 | 0x7 | IO | | | | | | | | |
| B7 | gpmc_ad4 | gpmc_ad4 | 0x0 | IO | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat4 | 0x1 | IO | | | | | | | | |
| | | gpio1_4 | 0x7 | IO | | | | | | | | |
| A7 | gpmc_ad5 | gpmc_ad5 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat5 | 0x1 | Ю | | | | | | | | |
| | | gpio1_5 | 0x7 | Ю | | | | | | | | |
| C8 | gpmc_ad6 | gpmc_ad6 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat6 | 0x1 | Ю | | | | | | | | |
| | | gpio1_6 | 0x7 | Ю | | | | | | | | |
| B8 | gpmc_ad7 | gpmc_ad7 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_dat7 | 0x1 | Ю | | | | | | | | |
| | | gpio1_7 | 0x7 | Ю | 1 | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|---------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| B10 | gpmc_ad8 | gpmc_ad8 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data23 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat0 | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat4 | 0x3 | IO | | | | | | | | |
| | | ehrpwm2A | 0x4 | 0 | | | | | | | | |
| | | pr1_mii_mt0_clk | 0x5 | I | | | | | | | | |
| | | spi3_sclk | 0x6 | Ю | | | | | | | | |
| | | gpio0_22 | 0x7 | Ю | | | | | | | | |
| | | spi3_cs1 | 0x8 | Ю | | | | | | | | |
| | | gpio5_26 | 0x9 | Ю | | | | | | | | |
| A10 | gpmc_ad9 | gpmc_ad9 | 0x0 | Ю | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | dss_data22 | 0x1 | 0 | | | | | | | | |
| | | mmc1_dat1 | 0x2 | Ю | | | | | | | | |
| | | mmc2_dat5 | 0x3 | Ю | | | | | | | | |
| | | ehrpwm2B | 0x4 | 0 | | | | | | | | |
| | | pr1_mii0_col | 0x5 | I | | | | | | | | |
| | | spi3_d0 | 0x6 | Ю | | | | | | | | |
| | | gpio0_23 | 0x7 | Ю | | | | | | | | |
| | | gpio5_25 | 0x9 | Ю | | | | | | | | |
| A9 | gpmc_advn_ale | gpmc_advn_ale | 0x0 | 0 | PU | PU | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | spi0_cs3 | 0x1 | Ю | | | | | | | | |
| | | timer4 | 0x2 | Ю | | | | | | | | |
| | | qspi_d0 | 0x3 | IO | | | | | | | | |
| | | gpio2_2 | 0x7 | Ю | | | | | | | | |
| C10 | gpmc_be0n_cle | gpmc_be0n_cle | 0x0 | 0 | PU | PU | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | spi1_cs3 | 0x1 | Ю | | | | | | | | |
| | | timer5 | 0x2 | Ю | | | | | | | | |
| | | qspi_d3 | 0x3 | I | | | | | | | | |
| | | pr1_mii1_rxlink | 0x4 | I | | | | | | | | |
| | | gpmc_a5 | 0x5 | 0 | | | | | | | | |
| | | spi3_cs1 | 0x6 | Ю | | | | | | | | |
| | | gpio2_5 | 0x7 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|--------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| A3 | gpmc_be1n | gpmc_be1n | 0x0 | 0 | PU | PU | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_col | 0x1 | I | | | | | | | | |
| | | gpmc_csn6 | 0x2 | 0 | | | | | | | | |
| | | mmc2_dat3 | 0x3 | Ю | | | | | | | | |
| | | gpmc_dir | 0x4 | 0 | | | | | | | | |
| | | pr1_mii1_col | 0x5 | I | | | | | | | | |
| | | mcasp0_aclkr | 0x6 | IO | | | | | | | | |
| | | gpio1_28 | 0x7 | Ю | | | | | | | | |
| A12 | gpmc_clk | gpmc_clk | 0x0 | IO | PD | PD | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_wait1 | 0x2 | I | | | | | | | | |
| | | mmc2_clk | 0x3 | Ю | | | | | | | | |
| | | pr1_mii1_crs | 0x4 | I | | | | | | | | |
| | | pr1_mdio_mdclk | 0x5 | 0 | | | | | | | | |
| | | mcasp0_fsr | 0x6 | Ю | | | | | | | | |
| | | gpio2_1 | 0x7 | Ю | | | | | | | | |
| | | gpio0_4 | 0x9 | Ю | | | | | | | | |
| A8 | gpmc_csn0 | gpmc_csn0 | 0x0 | 0 | PU | PU | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | qspi_csn | 0x3 | 0 | | | | | | | | |
| | | gpio1_29 | 0x7 | Ю | | | | | | | | |
| B9 | gpmc_csn1 | gpmc_csn1 | 0x0 | 0 | PU | PU | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_clk | 0x1 | Ю | | | | | | | | |
| | | mmc1_clk | 0x2 | Ю | | | | | | | | |
| | | pr1_edio_data_in6 | 0x3 | I | | | | | | | | |
| | | pr1_edio_data_out6 | 0x4 | 0 | | | | | | | | |
| | | pr1_pru0_gpo8 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi8 | 0x6 | I | | | | | | | | |
| | | gpio1_30 | 0x7 | Ю | | | | | | | | |
| F10 | gpmc_csn2 | gpmc_csn2 | 0x0 | 0 | PU | PU | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_be1n | 0x1 | 0 | | | | | | | | |
| | | mmc1_cmd | 0x2 | Ю | | | | | | | | |
| | | pr1_edio_data_in7 | 0x3 | I | | | | | | | | |
| | | pr1_edio_data_out7 | 0x4 | 0 | | | | | | | | |
| | | pr1_pru0_gpo9 | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi9 | 0x6 | I | | | | | | | | |
| | | gpio1_31 | 0x7 | Ю | | | | | | | | |
| | | gmii2_crs | 0x8 | I | | | | | | | | |
| | | rmii2_crs_dv | 0x9 | I | | | | | | | | |

Texas Instruments

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| B12 | gpmc_csn3 | gpmc_csn3 | 0x0 | 0 | PU | PU | Mode7 | VDDSHV9 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_wait0 | 0x1 | I | | | | | | | | |
| | | qspi_clk | 0x2 | Ю | | | | | | | | |
| | | mmc2_cmd | 0x3 | Ю | | | | | | | | |
| | | pr1_mii0_crs | 0x4 | I | | | | | | | | |
| | | pr1_mdio_data | 0x5 | Ю | | | | | | | | |
| | | EMU4 | 0x6 | Ю | | | | | | | | |
| | | gpio2_0 | 0x7 | Ю | | | | | | | | |
| | | gmii2_crs | 0x8 | I | | | | | | | | |
| | | rmii2_crs_dv | 0x9 | I | | | | | | | | |
| E10 | gpmc_oen_ren | gpmc_oen_ren | 0x0 | 0 | PU | PU | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | spi0_cs2 | 0x1 | Ю | | | | | | | | |
| | | timer7 | 0x2 | Ю | | | | | | | | |
| | | qspi_d1 | 0x3 | I | | | | | | | | |
| | | gpio2_3 | 0x7 | Ю | | | | | | | | |
| A2 | gpmc_wait0 | gpmc_wait0 | 0x0 | I | PU | PU | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_crs | 0x1 | I | | | | | | | | |
| | | gpmc_csn4 | 0x2 | 0 | | | | | | | | |
| | | rmii2_crs_dv | 0x3 | ı | | | | | | | | |
| | | mmc1_sdcd | 0x4 | I | | | | | | | | |
| | | pr1_mii1_crs | 0x5 | I | | | | | | | | |
| | | uart4_rxd | 0x6 | I | | | | | | | | |
| | | gpio0_30 | 0x7 | Ю | | | | | | | | |
| | | gpio5_30 | 0x9 | Ю | | | | | | | | |
| D10 | gpmc_wen | gpmc_wen | 0x0 | 0 | PU | PU | Mode7 | VDDSHV10 | Yes | 6 | PU/PD | LVCMOS |
| | | spi1_cs2 | 0x1 | Ю | | | | | | | | |
| | | timer6 | 0x2 | Ю | | | | | | | | |
| | | qspi_d2 | 0x3 | I | | | | | | | | |
| | | gpio2_4 | 0x7 | Ю | | | | | | | | |
| B3 | gpmc_wpn | gpmc_wpn | 0x0 | 0 | PU | PU | Mode7 | VDDSHV11 | Yes | 6 | PU/PD | LVCMOS |
| | | gmii2_rxer | 0x1 | I | | | | | | | | |
| | | gpmc_csn5 | 0x2 | 0 | | | | | | | | |
| | | rmii2_rxer | 0x3 | I | | | | | | | | |
| | | mmc2_sdcd | 0x4 | I | | | | | | | | |
| | | pr1_mii1_rxer | 0x5 | I | | | | | | | | |
| | | uart4_txd | 0x6 | 0 | | | | | | | | |
| | | gpio0_31 | 0x7 | Ю | | | | | | | | |
| | | gpio5_31 | 0x9 | Ю | | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|---------------|-------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| Y22 | I2C0_SCL | I2C0_SCL | 0x0 | IOD | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | timer7 | 0x1 | IO | | | | | | | | |
| | | uart2_rtsn | 0x2 | 0 | | | | | | | | |
| | | eCAP1_in_PWM1_out | 0x3 | IO | | | | | | | | |
| | | gpio3_6 | 0x7 | Ю | | | | | | | | |
| AB24 | I2C0_SDA | I2C0_SDA | 0x0 | IOD | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | timer4 | 0x1 | Ю | | | | | | | | |
| | | uart2_ctsn | 0x2 | Ю | | | | | | | | |
| | | eCAP2_in_PWM2_out | 0x3 | Ю | | | | | | | | |
| | | gpio3_5 | 0x7 | Ю | | | | | | | | |
| L23 | mcasp0_aclkr | mcasp0_aclkr | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | eQEP0A_in | 0x1 | I | | | | | | | | |
| | | mcasp0_axr2 | 0x2 | Ю | | | | | | | | |
| | | mcasp1_aclkx | 0x3 | Ю | | | | | | | | |
| | | mmc0_sdwp | 0x4 | I | | | | | | | | |
| | | pr0_pru0_gpo4 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi4 | 0x6 | I | | | | | | | | |
| | | gpio3_18 | 0x7 | Ю | | | | | | | | |
| | | gpio0_18 | 0x9 | Ю | | | | | | | | |
| N24 | mcasp0_aclkx | mcasp0_aclkx | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm0A | 0x1 | 0 | | | | | | | | |
| | | spi0_cs3 | 0x2 | Ю | | | | | | | | |
| | | spi1_sclk | 0x3 | IO | | | | | | | | |
| | | mmc0_sdcd | 0x4 | I | | | | | | | | |
| | | pr0_pru0_gpo0 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi0 | 0x6 | I | | | | | | | | |
| | | gpio3_14 | 0x7 | IO | | | | | | | | |
| M24 | mcasp0_ahclkr | mcasp0_ahclkr | 0x0 | IO | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm0_synci | 0x1 | I | | | | | | | | |
| | | mcasp0_axr2 | 0x2 | IO | | | | | | | | |
| | | spi1_cs0 | 0x3 | Ю | | | | | | | | |
| | | eCAP2_in_PWM2_out | 0x4 | Ю | | | | | | | | |
| | | pr0_pru0_gpo3 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi3 | 0x6 | I | 1 | | | | | | | |
| | | gpio3_17 | 0x7 | IO | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|---------------|------------------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| L24 | mcasp0_ahclkx | mcasp0_ahclkx | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | eQEP0_strobe | 0x1 | Ю | | | | | | | | |
| | | mcasp0_axr3 | 0x2 | Ю | | | | | | | | |
| | | mcasp1_axr1 | 0x3 | Ю | | | | | | | | |
| | | EMU4 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru0_gpo7 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi7 | 0x6 | I | | | | | | | | |
| | | gpio3_21 | 0x7 | Ю | | | | | | | | |
| | | gpio0_3 | 0x9 | Ю | | | | | | | | |
| H23 | mcasp0_axr0 | mcasp0_axr0 | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm0_tripzone_input | 0x1 | I | | | | | | | | |
| | | spi1_cs3 | 0x2 | Ю | | | | | | | | |
| | | spi1_d1 | 0x3 | Ю | | | | | | | | |
| | | mmc2_sdcd | 0x4 | ı | | | | | | | | |
| | | pr0_pru0_gpo2 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi2 | 0x6 | ı | | | | | | | | |
| | | gpio3_16 | 0x7 | Ю | | | | | | | | |
| M25 | mcasp0_axr1 | mcasp0_axr1 | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | eQEP0_index | 0x1 | Ю | | | | | | | | |
| | | mcasp1_axr0 | 0x3 | Ю | | | | | | | | |
| | | EMU3 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru0_gpo6 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi6 | 0x6 | I | | | | | | | | |
| | | gpio3_20 | 0x7 | Ю | | | | | | | | |
| | | gpio0_2 | 0x9 | Ю | | | | | | | | |
| K23 | mcasp0_fsr | mcasp0_fsr | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | eQEP0B_in | 0x1 | I | | | | | | | | |
| | | mcasp0_axr3 | 0x2 | Ю | | | | | | | | |
| | | mcasp1_fsx | 0x3 | Ю | | | | | | | | |
| | | EMU2 | 0x4 | Ю | | | | | | | | |
| | | pr0_pru0_gpo5 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi5 | 0x6 | I | | | | | | | | |
| | | gpio3_19 | 0x7 | Ю | | | | | | | | |
| | | gpio0_19 | 0x9 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| N22 | mcasp0_fsx | mcasp0_fsx | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm0B | 0x1 | 0 | | | | | | | | |
| | | spi1_cs2 | 0x2 | IO | | | | | | | | |
| | | spi1_d0 | 0x3 | IO | | | | | | | | |
| | | mmc1_sdcd | 0x4 | l | | | | | | | | |
| | | pr0_pru0_gpo1 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi1 | 0x6 | I | | | | | | | | |
| | | gpio3_15 | 0x7 | Ю | | | | | | | | |
| B17 | mdio_clk | mdio_clk | 0x0 | 0 | PU | PU | Mode7 | VDDSHV7 | Yes | 6 | PU/PD | LVCMOS |
| | | timer5 | 0x1 | Ю | | | | | | | | |
| | | uart5_txd | 0x2 | 0 | | | | | | | | |
| | | uart3_rtsn | 0x3 | 0 | | | | | | | | |
| | | mmc0_sdwp | 0x4 | I | | | | | | | | |
| | | mmc1_clk | 0x5 | Ю | | | | | | | | |
| | | mmc2_clk | 0x6 | Ю | | | | | | | | |
| | | gpio0_1 | 0x7 | Ю | | | | | | | | |
| | | pr1_mdio_mdclk | 0x8 | 0 | | | | | | | | |
| A17 | mdio_data | mdio_data | 0x0 | Ю | PU | PU | Mode7 | VDDSHV7 | Yes | 6 | PU/PD | LVCMOS |
| | | timer6 | 0x1 | Ю | | | | | | | | |
| | | uart5_rxd | 0x2 | I | | | | | | | | |
| | | uart3_ctsn | 0x3 | Ю | | | | | | | | |
| | | mmc0_sdcd | 0x4 | I | | | | | | | | |
| | | mmc1_cmd | 0x5 | Ю | | | | | | | | |
| | | mmc2_cmd | 0x6 | Ю | | | | | | | | |
| | | gpio0_0 | 0x7 | Ю | | | | | | | | |
| | | pr1_mdio_data | 0x8 | Ю | | | | | | | | |
| D16 | mii1_col | gmii1_col | 0x0 | l | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii2_refclk | 0x1 | Ю | | | | | | | | |
| | | spi1_sclk | 0x2 | Ю | | | | | | | | |
| | | uart5_rxd | 0x3 | l | | | | | | | | |
| | | mcasp1_axr2 | 0x4 | Ю | | | | | | | | |
| | | mmc2_dat3 | 0x5 | Ю | | | | | | | | |
| | | mcasp0_axr2 | 0x6 | Ю | | | | | | | | |
| | | gpio3_0 | 0x7 | Ю | | | | | | | | |
| | | gpio0_0 | 0x9 | Ю | | | | | | | | |

Texas Instruments

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| B14 | mii1_crs | gmii1_crs | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii1_crs_dv | 0x1 | I | | | | | | | | |
| | | spi1_d0 | 0x2 | IO | | | | | | | | |
| | | I2C1_SDA | 0x3 | IOD | | | | | | | | |
| | | mcasp1_aclkx | 0x4 | IO | | | | | | | | |
| | | uart5_ctsn | 0x5 | I | | | | | | | | |
| | | uart2_rxd | 0x6 | Ю | | | | | | | | |
| | | gpio3_1 | 0x7 | Ю | | | | | | | | |
| F17 | mii1_rxd0 | gmii1_rxd0 | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii1_rxd0 | 0x1 | I | | | | | | | | |
| | | rgmii1_rd0 | 0x2 | I | | | | | | | | |
| | | mcasp1_ahclkx | 0x3 | Ю | | | | | | | | |
| | | mcasp1_ahclkr | 0x4 | Ю | | | | | | | | |
| | | mcasp1_aclkr | 0x5 | Ю | | | | | | | | |
| | | mcasp0_axr3 | 0x6 | Ю | | | | | | | | |
| | | gpio2_21 | 0x7 | Ю | | | | | | | | |
| B16 | mii1_rxd1 | gmii1_rxd1 | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii1_rxd1 | 0x1 | I | | | | | | | | |
| | | rgmii1_rd1 | 0x2 | I | | | | | | | | |
| | | mcasp1_axr3 | 0x3 | Ю | | | | | | | | |
| | | mcasp1_fsr | 0x4 | Ю | | | | | | | | |
| | | eQEP0_strobe | 0x5 | Ю | | | | | | | | |
| | | mmc2_clk | 0x6 | Ю | | | | | | | | |
| | | gpio2_20 | 0x7 | Ю | | | | | | | | |
| E16 | mii1_rxd2 | gmii1_rxd2 | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | uart3_txd | 0x1 | Ю | | | | | | | | |
| | | rgmii1_rd2 | 0x2 | I | | | | | | | | |
| | | mmc0_dat4 | 0x3 | Ю | | | | | | | | |
| | | mmc1_dat3 | 0x4 | Ю | | | | | | | | |
| | | uart1_rin | 0x5 | I | | | | | | | | |
| | | mcasp0_axr1 | 0x6 | Ю | | | | | | | | |
| | | gpio2_19 | 0x7 | Ю | | | | | | | | |
| | | gpio0_11 | 0x9 | Ю | | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| C14 | mii1_rxd3 | gmii1_rxd3 | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | uart3_rxd | 0x1 | Ю | | | | | | | | |
| | | rgmii1_rd3 | 0x2 | 1 | | | | | | | | |
| | | mmc0_dat5 | 0x3 | Ю | | | | | | | | |
| | | mmc1_dat2 | 0x4 | Ю | | | | | | | | |
| | | uart1_dtrn | 0x5 | 0 | | | | | | | | |
| | | mcasp0_axr0 | 0x6 | Ю | | | | | | | | |
| | | gpio2_18 | 0x7 | Ю | | | | | | | | |
| | | gpio0_10 | 0x9 | Ю | | | | | | | | |
| D13 | mii1_rx_clk | gmii1_rxclk | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | uart2_txd | 0x1 | Ю | | | | | | | | |
| | | rgmii1_rclk | 0x2 | ı | | | | | | | | |
| | | mmc0_dat6 | 0x3 | Ю | | | | | | | | |
| | | mmc1_dat1 | 0x4 | Ю | | | | | | | | |
| | | uart1_dsrn | 0x5 | ı | | | | | | | | |
| | | mcasp0_fsx | 0x6 | Ю | | | | | | | | |
| | | gpio3_10 | 0x7 | Ю | | | | | | | | |
| | | gpio0_9 | 0x9 | Ю | | | | | | | | |
| A15 | mii1_rx_dv | gmii1_rxdv | 0x0 | ı | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rgmii1_rctl | 0x2 | ı | | | | | | | | |
| | | uart5_txd | 0x3 | 0 | | | | | | | | |
| | | mcasp1_aclkx | 0x4 | Ю | | | | | | | | |
| | | mmc2_dat0 | 0x5 | Ю | | | | | | | | |
| | | mcasp0_aclkr | 0x6 | Ю | | | | | | | | |
| | | gpio3_4 | 0x7 | Ю | | | | | | | | |
| | | gpio0_1 | 0x9 | Ю | | | | | | | | |
| B13 | mii1_rx_er | gmii1_rxer | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii1_rxer | 0x1 | I | | | | | | | | |
| | | spi1_d1 | 0x2 | Ю | | | | | | | | |
| | | I2C1_SCL | 0x3 | IOD | | | | | | | | |
| | | mcasp1_fsx | 0x4 | Ю | | | | | | | | |
| | | uart5_rtsn | 0x5 | 0 | | | | | | | | |
| | | uart2_txd | 0x6 | Ю | | | | | | | | |
| | | gpio3_2 | 0x7 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| B15 | mii1_txd0 | gmii1_txd0 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii1_txd0 | 0x1 | 0 | | | | | | | | |
| | | rgmii1_td0 | 0x2 | 0 | | | | | | | | |
| | | mcasp1_axr2 | 0x3 | IO | | | | | | | | |
| | | mcasp1_aclkr | 0x4 | IO | | | | | | | | |
| | | eQEP0B_in | 0x5 | I | | | | | | | | |
| | | mmc1_clk | 0x6 | Ю | | | | | | | | |
| | | gpio0_28 | 0x7 | Ю | | | | | | | | |
| A14 | mii1_txd1 | gmii1_txd1 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii1_txd1 | 0x1 | 0 | | | | | | | | |
| | | rgmii1_td1 | 0x2 | 0 | | | | | | | | |
| | | mcasp1_fsr | 0x3 | Ю | | | | | | | | |
| | | mcasp1_axr1 | 0x4 | Ю | | | | | | | | |
| | | eQEP0A_in | 0x5 | I | | | | | | | | |
| | | mmc1_cmd | 0x6 | Ю | | | | | | | | |
| | | gpio0_21 | 0x7 | Ю | | | | | | | | |
| C13 | mii1_txd2 | gmii1_txd2 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | dcan0_rx | 0x1 | IOD | | | | | | | | |
| | | rgmii1_td2 | 0x2 | 0 | | | | | | | | |
| | | uart4_txd | 0x3 | 0 | | | | | | | | |
| | | mcasp1_axr0 | 0x4 | Ю | | | | | | | | |
| | | mmc2_dat2 | 0x5 | Ю | 1 | | | | | | | |
| | | mcasp0_ahclkx | 0x6 | Ю | 1 | | | | | | | |
| | | gpio0_17 | 0x7 | Ю | | | | | | | | |
| | | gpio3_12 | 0x9 | Ю | 1 | | | | | | | |
| C16 | mii1_txd3 | gmii1_txd3 | 0x0 | 0 | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | dcan0_tx | 0x1 | IOD | 1 | | | | | | | |
| | | rgmii1_td3 | 0x2 | 0 | | | | | | | | |
| | | uart4_rxd | 0x3 | I | | | | | | | | |
| | | mcasp1_fsx | 0x4 | Ю | 1 | | | | | | | |
| | | mmc2_dat1 | 0x5 | Ю | 1 | | | | | | | |
| | | mcasp0_fsr | 0x6 | Ю | 1 | | | | | | | |
| | | gpio0_16 | 0x7 | Ю | 1 | | | | | | | |
| | | gpio3_11 | 0x9 | Ю | 1 | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|--------------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| D14 | mii1_tx_clk | gmii1_txclk | 0x0 | I | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | uart2_rxd | 0x1 | Ю | | | | | | | | |
| | | rgmii1_tclk | 0x2 | 0 | | | | | | | | |
| | | mmc0_dat7 | 0x3 | IO | | | | | | | | |
| | | mmc1_dat0 | 0x4 | IO | | | | | | | | |
| | | uart1_dcdn | 0x5 | l | | | | | | | | |
| | | mcasp0_aclkx | 0x6 | Ю | | | | | | | | |
| | | gpio3_9 | 0x7 | Ю | | | | | | | | |
| | | gpio0_8 | 0x9 | Ю | | | | | | | | |
| A13 | mii1_tx_en | gmii1_txen | 0x0 | 0 | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | rmii1_txen | 0x1 | 0 | | | | | | | | |
| | | rgmii1_tctl | 0x2 | 0 | | | | | | | | |
| | | timer4 | 0x3 | Ю | | | | | | | | |
| | | mcasp1_axr0 | 0x4 | Ю | | | | | | | | |
| | | eQEP0_index | 0x5 | Ю | | | | | | | | |
| | | mmc2_cmd | 0x6 | Ю | | | | | | | | |
| | | gpio3_3 | 0x7 | Ю | | | | | | | | |
| D1 | mmc0_clk | mmc0_clk | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV1 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a24 | 0x1 | 0 | | | | | | | | |
| | | uart3_ctsn | 0x2 | Ю | | | | | | | | |
| | | uart2_rxd | 0x3 | Ю | | | | | | | | |
| | | dcan1_tx | 0x4 | IOD | | | | | | | | |
| | | pr0_pru0_gpo12 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi12 | 0x6 | I | | | | | | | | |
| | | gpio2_30 | 0x7 | Ю | | | | | | | | |
| D2 | mmc0_cmd | mmc0_cmd | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV1 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a25 | 0x1 | 0 | | | | | | | | |
| | | uart3_rtsn | 0x2 | 0 | | | | | | | | |
| | | uart2_txd | 0x3 | Ю | | | | | | | | |
| | | dcan1_rx | 0x4 | IOD | | | | | | | | |
| | | pr0_pru0_gpo13 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi13 | 0x6 | I | | | | | | | | |
| | | gpio2_31 | 0x7 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|--------------|----------|---------------------------------|------------------------------|--------------|
| C1 | mmc0_dat0 | mmc0_dat0 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV1 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a23 | 0x1 | 0 | | | | | | | | |
| | | uart5_rtsn | 0x2 | 0 | | | | | | | | |
| | | uart3_txd | 0x3 | Ю | | | | | | | | |
| | | uart1_rin | 0x4 | I | | | | | | | | |
| | | pr0_pru0_gpo11 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi11 | 0x6 | I | | | | | | | | |
| | | gpio2_29 | 0x7 | Ю | | | | | | | | |
| C2 | mmc0_dat1 | mmc0_dat1 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV1 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a22 | 0x1 | 0 | | | | | | | | |
| | | uart5_ctsn | 0x2 | I | | | | | | | | |
| | | uart3_rxd | 0x3 | Ю | | | | | | | | |
| | | uart1_dtrn | 0x4 | 0 | | | | | | | | |
| | | pr0_pru0_gpo10 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi10 | 0x6 | I | | | | | | | | |
| | | gpio2_28 | 0x7 | Ю | | | | | | | | |
| B2 | mmc0_dat2 | mmc0_dat2 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV1 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a21 | 0x1 | 0 | | | | | | | | |
| | | uart4_rtsn | 0x2 | 0 | | | | | | | | |
| | | timer6 | 0x3 | Ю | | | | | | | | |
| | | uart1_dsrn | 0x4 | I | | | | | | | | |
| | | pr0_pru0_gpo9 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi9 | 0x6 | I | | | | | | | | |
| | | gpio2_27 | 0x7 | Ю | | | | | | | | |
| B1 | mmc0_dat3 | mmc0_dat3 | 0x0 | Ю | OFF | OFF | Mode7 | VDDSHV1 | Yes | 6 | PU/PD | LVCMOS |
| | | gpmc_a20 | 0x1 | 0 | | | | | | | | |
| | | uart4_ctsn | 0x2 | I | | | | | | | | |
| | | timer5 | 0x3 | Ю | | | | | | | | |
| | | uart1_dcdn | 0x4 | I | | | | | | | | |
| | | pr0_pru0_gpo8 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru0_gpi8 | 0x6 | I | | | | | | | | |
| | | gpio2_26 | 0x7 | Ю | | | | | | | | |
| Y25 | nTRST | nTRST | 0x0 | I | PD | PD | Mode0 | VDDSHV3 | Yes | NA | PU/PD | LVCMOS |
| Y23 | PWRONRSTn | porz | 0x0 | I | Z | Z | Mode0 | VDDSHV3 (10) | Yes | NA | NA | LVCMOS |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--|---------------|--------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| AA10, AA7, | Reserved | Reserved (6) | 0x0 | 0 | Z | Z | Mode0 | VDDSHV3 | NA | NA | NA | Analog |
| AA9, AB10, AB6, AB7, AB9, AC10, AC12, AC5, AC6, AC7, AC9, AD1, AD10, AD11, AD2, AD7, AE11, AE12, AE9, H19, Y10, Y6, Y7 | | Reserved (6) | NA | o | | | | | | | | |
| A16 | rmii1_ref_clk | rmii1_refclk | 0x0 | Ю | PD | PD | Mode7 | VDDSHV8 | Yes | 6 | PU/PD | LVCMOS |
| | | xdma_event_intr2 | 0x1 | I | | | | | | | | |
| | | spi1_cs0 | 0x2 | Ю | | | | | | | | |
| | | uart5_txd | 0x3 | 0 | | | | | | | | |
| | | mcasp1_axr3 | 0x4 | Ю | | | | | | | | |
| | | mmc0_pow | 0x5 | 0 | | | | | | | | |
| | | mcasp1_ahclkx | 0x6 | Ю | | | | | | | | |
| | | gpio0_29 | 0x7 | Ю | | | | | | | | |
| AE2 | RTC_KALDO_ENn | RTC_KALDO_ENn | 0x0 | I | Z | Z | Mode0 | VDDS_RTC | NA | NA | NA | Analog |
| AD6 | RTC_PMIC_EN | RTC_PMIC_EN | 0x0 | 0 | PU | 1 | Mode0 | VDDS_RTC | NA | 6 | NA | LVCMOS |
| AE6 | RTC_PWRONRSTn | RTC_PORz | 0x0 | I | Z | Z | Mode0 | VDDS_RTC | Yes | NA | NA | LVCMOS |
| AE3 | RTC_WAKEUP | RTC_WAKEUP | 0x0 | I | PD | 0 | Mode0 | VDDS_RTC | Yes | NA | NA | LVCMOS |
| AE5 | RTC_XTALIN | OSC1_IN | 0x0 | I | Н | Н | Mode0 | VDDS_RTC | Yes | NA | PU (1) | LVCMOS |
| AE4 | RTC_XTALOUT | OSC1_OUT | 0x0 | 0 | Z | Z (20) | Mode0 | VDDS_RTC | NA | NA (11) | NA | LVCMOS |
| T20 | spi0_cs0 | spi0_cs0 | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc2_sdwp | 0x1 | I | | | | | | | | |
| | | I2C1_SCL | 0x2 | IOD | | | | | | | | |
| | | ehrpwm0_synci | 0x3 | I | | | | | | | | |
| | | pr1_uart0_txd | 0x4 | 0 | | | | | | | | |
| | | pr0_uart0_txd | 0x5 | 0 | | | | | | | | |
| | | pr1_edio_data_out1 | 0x6 | 0 | | | | | | | | |
| | | gpio0_5 | 0x7 | Ю | | | | | | | | |
| | | ehrpwm1B | 0x8 | 0 | | | | | | | | |



www.ti.com

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|------------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| R25 | spi0_cs1 | spi0_cs1 | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | uart3_rxd | 0x1 | IO | | | | | | | | |
| | | eCAP1_in_PWM1_out | 0x2 | Ю | | | | | | | | |
| | | mmc0_pow | 0x3 | 0 | | | | | | | | |
| | | xdma_event_intr2 | 0x4 | I | | | | | | | | |
| | | mmc0_sdcd | 0x5 | I | | | | | | | | |
| | | EMU4 | 0x6 | Ю | | | | | | | | |
| | | gpio0_6 | 0x7 | Ю | | | | | | | | |
| | | ehrpwm2A | 0x8 | 0 | | | | | | | | |
| | | timer0 | 0x9 | Ю | | | | | | | | |
| T22 | spi0_d0 | spi0_d0 | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | uart2_txd | 0x1 | Ю | | | | | | | | |
| | | I2C2_SCL | 0x2 | IOD | | | | | | | | |
| | | ehrpwm0B | 0x3 | 0 | | | | | | | | |
| | | pr1_uart0_rts_n | 0x4 | 0 | | | | | | | | |
| | | pr0_uart0_rts_n | 0x5 | 0 | | | | | | | | |
| | | EMU3 | 0x6 | Ю | | | | | | | | |
| | | gpio0_3 | 0x7 | Ю | | | | | | | | |
| T21 | spi0_d1 | spi0_d1 | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_sdwp | 0x1 | I | | | | | | | | |
| | | I2C1_SDA | 0x2 | IOD | | | | | | | | |
| | | ehrpwm0_tripzone_input | 0x3 | 1 | | | | | | | | |
| | | pr1_uart0_rxd | 0x4 | I | | | | | | | | |
| | | pr0_uart0_rxd | 0x5 | I | | | | | | | | |
| | | pr1_edio_data_out0 | 0x6 | 0 | | | | | | | | |
| | | gpio0_4 | 0x7 | Ю | | | | | | | | |
| | | ehrpwm1A | 0x8 | 0 | | | | | | | | |
| P23 | spi0_sclk | spi0_sclk | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | uart2_rxd | 0x1 | IO | | | | | | | | |
| | | I2C2_SDA | 0x2 | IOD | | | | | | | | |
| | | ehrpwm0A | 0x3 | 0 | | | | | | | | |
| | | pr1_uart0_cts_n | 0x4 | I | | | | | | | | |
| | | pr0_uart0_cts_n | 0x5 | I | | | | | | | | |
| | | EMU2 | 0x6 | Ю | | | | | | | | |
| | | gpio0_2 | 0x7 | Ю | | | | | | | | |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|------------------------|----------|----------|----------------------------|------------------------------------|-------------------------|---------|----------|---------------------------------|------------------------------|--------------|
| T23 | spi2_cs0 | spi2_cs0 | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | I2C1_SDA | 0x1 | IOD | | | | | | | | |
| | | ehrpwm2_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio3_25 | 0x7 | Ю | | | | | | | | |
| | | gpio0_23 | 0x9 | Ю | | | | | | | | |
| P22 | spi2_d0 | spi2_d0 | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm5_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio3_22 | 0x7 | Ю | | | | | | | | |
| | | gpio0_20 | 0x9 | Ю | | | | | | | | |
| P20 | spi2_d1 | spi2_d1 | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm1_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio3_23 | 0x7 | Ю | | | | | | | | |
| | | gpio0_21 | 0x9 | Ю | | | | | | | | |
| N20 | spi2_sclk | spi2_sclk | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | I2C1_SCL | 0x1 | IOD | | | | | | | | |
| | | ehrpwm4_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio3_24 | 0x7 | Ю | | | | | | | | |
| | | gpio0_22 | 0x9 | Ю | | | | | | | | |
| N25 | spi4_cs0 | spi4_cs0 | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm3_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio5_7 | 0x7 | Ю | | | | | | | | |
| R24 | spi4_d0 | spi4_d0 | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm3_synci | 0x6 | I | | | | | | | | |
| | | gpio5_5 | 0x7 | Ю | | | | | | | | |
| P24 | spi4_d1 | spi4_d1 | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm0_tripzone_input | 0x6 | I | | | | | | | | |
| | | gpio5_6 | 0x7 | Ю | | | | | | | | |
| P25 | spi4_sclk | spi4_sclk | 0x0 | Ю | OFF | PD | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | ehrpwm0_synci | 0x6 | I | | | | | | | | |
| | | gpio5_4 | 0x7 | Ю | | | | | | | | |
| AA25 | TCK | тск | 0x0 | I | PU | PU | Mode0 | VDDSHV3 | Yes | NA | PU/PD | LVCMOS |
| Y20 | TDI | TDI | 0x0 | I | PU | PU | Mode0 | VDDSHV3 | Yes | NA | PU/PD | LVCMOS |
| AA24 | TDO | TDO | 0x0 | 0 | PU | PU | Mode0 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| Y24 | TMS | TMS | 0x0 | I | PU | PU | Mode0 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |

Texas Instruments

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| L25 | uart0_ctsn | uart0_ctsn | 0x0 | I | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | uart4_rxd | 0x1 | I | | | | | | | | |
| | | dcan1_tx | 0x2 | IOD | | | | | | | | |
| | | I2C1_SDA | 0x3 | IOD | | | | | | | | |
| | | spi1_d0 | 0x4 | Ю | | | | | | | | |
| | | timer7 | 0x5 | Ю | | | | | | | | |
| | | pr1_edc_sync0_out | 0x6 | 0 | | | | | | | | |
| | | gpio1_8 | 0x7 | Ю | | | | | | | | |
| J25 | uart0_rtsn | uart0_rtsn | 0x0 | 0 | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | uart4_txd | 0x1 | 0 | | | | | | | | |
| | | dcan1_rx | 0x2 | IOD | | | | | | | | |
| | | I2C1_SCL | 0x3 | IOD | | | | | | | | |
| | | spi1_d1 | 0x4 | Ю | | | | | | | | |
| | | spi1_cs0 | 0x5 | Ю | | | | | | | | |
| | | pr1_edc_sync1_out | 0x6 | 0 | | | | | | | | |
| | | gpio1_9 | 0x7 | Ю | | | | | | | | |
| K25 | uart0_rxd | uart0_rxd | 0x0 | I | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | spi1_cs0 | 0x1 | Ю | | | | | | | | |
| | | dcan0_tx | 0x2 | IOD | | | | | | | | |
| | | I2C2_SDA | 0x3 | IOD | | | | | | | | |
| | | eCAP2_in_PWM2_out | 0x4 | Ю | | | | | | | | |
| | | pr0_pru1_gpo4 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru1_gpi4 | 0x6 | I | | | | | | | | |
| | | gpio1_10 | 0x7 | Ю | | | | | | | | |
| J24 | uart0_txd | uart0_txd | 0x0 | 0 | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | spi1_cs1 | 0x1 | Ю | | | | | | | | |
| | | dcan0_rx | 0x2 | IOD | | | | | | | | |
| | | I2C2_SCL | 0x3 | IOD | | | | | | | | |
| | | eCAP1_in_PWM1_out | 0x4 | Ю | | | | | | | | |
| | | pr0_pru1_gpo5 | 0x5 | 0 | | | | | | | | |
| | | pr0_pru1_gpi5 | 0x6 | I | | | | | | | | |
| | | gpio1_11 | 0x7 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| K22 | uart1_ctsn | uart1_ctsn | 0x0 | IO | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | timer6 | 0x1 | IO | | | | | | | | |
| | | dcan0_tx | 0x2 | IOD | | | | | | | | |
| | | I2C2_SDA | 0x3 | IOD | | | | | | | | |
| | | spi1_cs0 | 0x4 | Ю | | | | | | | | |
| | | pr1_uart0_cts_n | 0x5 | I | | | | | | | | |
| | | pr1_edc_latch0_in | 0x6 | I | | | | | | | | |
| | | gpio0_12 | 0x7 | Ю | | | | | | | | |
| L22 | uart1_rtsn | uart1_rtsn | 0x0 | 0 | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | timer5 | 0x1 | Ю | | | | | | | | |
| | | dcan0_rx | 0x2 | IOD | | | | | | | | |
| | | I2C2_SCL | 0x3 | IOD | | | | | | | | |
| | | spi1_cs1 | 0x4 | Ю | | | | | | | | |
| | | pr1_uart0_rts_n | 0x5 | 0 | | | | | | | | |
| | | pr1_edc_latch1_in | 0x6 | I | | | | | | | | |
| | | gpio0_13 | 0x7 | Ю | | | | | | | | |
| K21 | uart1_rxd | uart1_rxd | 0x0 | IO | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc1_sdwp | 0x1 | 1 | | | | | | | | |
| | | dcan1_tx | 0x2 | IOD | | | | | | | | |
| | | I2C1_SDA | 0x3 | IOD | | | | | | | | |
| | | pr1_uart0_rxd | 0x5 | I | | | | | | | | |
| | | pr1_pru0_gpi16 | 0x6 | I | | | | | | | | |
| | | gpio0_14 | 0x7 | IO | | | | | | | | |
| L21 | uart1_txd | uart1_txd | 0x0 | IO | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | mmc2_sdwp | 0x1 | 1 | | | | | | | | |
| | | dcan1_rx | 0x2 | IOD | | | | | | | | |
| | | I2C1_SCL | 0x3 | IOD | | | | | | | | |
| | | pr1_uart0_txd | 0x5 | 0 | | | | | | | | |
| | | pr1_pru0_gpi16 | 0x6 | I | | | | | | | | |
| | | gpio0_15 | 0x7 | Ю | | | | | | | | |
| H22 | uart3_ctsn | uart3_ctsn | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | spi4_cs1 | 0x2 | Ю | 1 | | | | | | | |
| | | pr0_pru1_gpo18 | 0x4 | 0 | 1 | | | | | | | |
| | | pr0_pru1_gpi18 | 0x5 | I | 1 | | | | | | | |
| | | ehrpwm5A | 0x6 | 0 | 1 | | | | | | | |
| | | gpio5_0 | 0x7 | Ю | | | | | | | | |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|--------------|-----------------|----------|----------|----------------------------|------------------------------------|-------------------------|---------------------------------|----------|---------------------------------|------------------------------|--------------|
| K24 | uart3_rtsn | uart3_rtsn | 0x0 | 0 | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | hdq_sio | 0x1 | IOD | | | | | | | | |
| | | pr0_pru1_gpo19 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru1_gpi19 | 0x5 | I | | | | | | | | |
| | | ehrpwm5B | 0x6 | 0 | | | | | | | | |
| | | gpio5_1 | 0x7 | Ю | | | | | | | | |
| H25 | uart3_rxd | uart3_rxd | 0x0 | IO | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | pr0_pru0_gpo18 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru0_gpi18 | 0x5 | I | | | | | | | | |
| | | ehrpwm4A | 0x6 | 0 | | | | | | | | |
| | | gpio5_2 | 0x7 | Ю | | | | | | | | |
| H24 | uart3_txd | uart3_txd | 0x0 | Ю | OFF | PU | Mode7 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |
| | | pr0_pru0_gpo19 | 0x4 | 0 | | | | | | | | |
| | | pr0_pru0_gpi19 | 0x5 | I | | | | | | | | |
| | | ehrpwm4B | 0x6 | 0 | | | | | | | | |
| | | gpio5_3 | 0x7 | Ю | | | | | | | | |
| W22 | USB0_CE | USB0_CE | 0x0 | A | Z | Z | Mode0 | VDDA3P3V_USB0/V DDA1P8V_USB0 | NA | NA | NA | Analog |
| W24 | USB0_DM | USB0_DM | 0x0 | A | Z | Z | Mode0 | VDDA3P3V_USB0/V DDA1P8V_USB0 | NA (12) | 8 (12) | NA | Analog |
| W25 | USB0_DP | USB0_DP | 0x0 | A | Z | Z | Mode0 | VDDA3P3V_USB0/V DDA1P8V_USB0 | NA (12) | 8 (12) | NA | Analog |
| G21 | USB0_DRVVBUS | USB0_DRVVBUS | 0x0 | 0 | PD | PD | Mode0 | VDDSHV3 | Yes | NA | PU/PD | LVCMOS |
| | | gpio0_18 | 0x7 | Ю | | | | | | | | |
| | | gpio5_27 | 0x9 | Ю | | | | | | | | |
| U24 | USB0_ID | USB0_ID | 0x0 | A | Z | Z | Mode0 | VDDA3P3V_USB0/V DDA1P8V_USB0 | NA | NA | NA | Analog |
| U23 | USB0_VBUS | USB0_VBUS | 0x0 | А | Z | Z | Mode0 | VDDA3P3V_USB0/V DDA1P8V_USB0 | NA | NA | NA | Analog |
| U22 | USB1_CE | USB1_CE | 0x0 | А | Z | Z | Mode0 | VDDA3P3V_USB1/V DDA1P8V_USB1 | NA | NA | NA | Analog |
| V25 | USB1_DM | USB1_DM | 0x0 | А | Z | Z | Mode0 | VDDA3P3V_USB1/V DDA1P8V_USB1 | NA (13) | 8 (13) | NA | Analog |
| V24 | USB1_DP | USB1_DP | 0x0 | A | Z | Z | Mode0 | VDDA3P3V_USB1/V DDA1P8V_USB1 | NA (13) | 8 (13) | NA | Analog |
| F25 | USB1_DRVVBUS | USB1_DRVVBUS | 0x0 | 0 | PD | PD | Mode0 | VDDSHV3 | Yes | NA | PU/PD | LVCMOS |
| | | gpio3_13 | 0x7 | Ю | | | | | | | | |
| | | gpio0_25 | 0x9 | Ю | | | | | | | | |
| U25 | USB1_ID | USB1_ID | 0x0 | A | Z | Z | Mode0 | VDDA3P3V_USB1/V DDA1P8V_USB1 | NA | NA | NA | Analog |

| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE [8] | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--|-------------------|-------------------|----------|----------|----------------------------|------------------------------------|--------------------------------|---------------------------------|----------|---------------------------------|------------------------------|--------------|
| T25 | USB1_VBUS | USB1_VBUS | 0x0 | А | Z | Z | Mode0 | VDDA3P3V_USB1/V DDA1P8V_USB1 | NA | NA | NA | Analog |
| W21 | VDDA1P8V_USB0 | VDDA1P8V_USB0 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| U21 | VDDA1P8V_USB1 | VDDA1P8V_USB1 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| W20 | VDDA3P3V_USB0 | VDDA3P3V_USB0 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| U20 | VDDA3P3V_USB1 | VDDA3P3V_USB1 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| AB12 | VDDA_ADC0 | VDDA_ADC0 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| Y16 | VDDA_ADC1 | VDDA_ADC1 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| AD12, AD8, F20, G6, H12, P19, W15, Y19 | VDDS | VDDS | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| F8 | VDDS3P3V_IOLDO | VDDS3P3V_IOLDO | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| J7, J8 | VDDSHV1 | VDDSHV1 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| G10, H10 | VDDSHV10 | VDDSHV10 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| H8, H9 | VDDSHV11 | VDDSHV11 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| V16, V17, W16 | VDDSHV2 | VDDSHV2 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| J18, K17, K18, N18, N19, P18, W18 | VDDSHV3 | VDDSHV3 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| F22 | VDDSHV5 | VDDSHV5 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| G16, G17, H17 | VDDSHV6 | VDDSHV6 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| F16 | VDDSHV7 | VDDSHV7 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| G13, G14 | VDDSHV8 | VDDSHV8 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| G11, H11 | VDDSHV9 | VDDSHV9 | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| E23 | VDDS_CLKOUT | VDDS_CLKOUT | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| K7, K8, M7, M8, N7, N8, R6, R7, R8, T7, T8, V7, V8 | VDDS_DDR | VDDS_DDR | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| C23 | VDDS_OSC | VDDS_OSC | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| N21 | VDDS_PLL_CORE_LCD | VDDS_PLL_CORE_LCD | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| G5 | VDDS_PLL_DDR | VDDS_PLL_DDR | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| E17 | VDDS_PLL_MPU | VDDS_PLL_MPU | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| AD5 | VDDS_RTC | VDDS_RTC | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| F13 | VDDS_SRAM_CORE_BG | VDDS_SRAM_CORE_BG | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| F14 | VDDS_SRAM_MPU_BB | VDDS_SRAM_MPU_BB | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET | BALL RESET REL. | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH | PULL UP/DOWN | IO CELL [13] |
|--|--------------|------------------|----------|----------|---------------|-----------------------|-------------------------|-----------|----------|--------------------|---------------------|--------------|
| _ | VDD CORE | VDD CODE | NA | POWER | NA | NA | [8] NA | NA | NA | (mA) [11] NA | TYPE [12] NA | NA |
| AD9, J10, J11, L12, L14, M12, M14, M9, N16, N17, N9, P16, P17, R11, R14, R9, T11, T14, T18, T19, T9, U15, V15, W12, W13 | _ | VDD_CORE | NA | POWER | NA . | NA . | NA | NA . | NA | NA | NA | NA |
| H13, H14, H16, J13, J14, J16, K19, K20, L19, L20, M17, M18 | VDD_MPU | VDD_MPU | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| D20 | vdd_mpu_mon | vdd_mpu_mon (21) | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| P21 | VPP | VPP | NA | POWER | NA | NA | NA | NA | NA | NA | NA | NA |
| A1, A25, AA23, AE1, AE10, AE25, AE7, AE8, H15, H18, J12, J15, J17, J9, K11, K12, K14, K15, K9, L11, L15, L17, L18, L8, L9, M10, M11, M13, M15, M16, N10, N11, N12, N13, N14, N15, P10, P11, P12, P13, P14, P15, P8, P9, R12, R15, R17, R18, T12, T15, T17, U10, U11, U12, U13, U14, U16, U17, U18, U19, U8, U9, V10, V11, V11, V13, V14, V18, V9 | VSS | vss | NA | GROUND | NA | NA | NA | NA | NA | NA | NA | NA |
| AC15 | VSSA_ADC | VSSA_ADC | NA | GROUND | NA | NA | NA | NA | NA | NA | NA | NA |
| W23 | VSSA_USB | VSSA_USB | NA | GROUND | NA | NA | NA | NA | NA | NA | NA | NA |
| B24 | VSS_OSC | VSS_OSC (22) | NA | GROUND | NA | NA | NA | NA | NA | NA | NA | NA |
| AD4 | VSS_RTC | VSS_RTC (23) | NA | GROUND | NA | NA | NA | NA | NA | NA | NA | NA |
| G22 | WARMRSTn | nRESETIN_OUT | 0x0 | IOD (8) | OFF | PU (14) | Mode0 | VDDSHV3 | Yes | 6 | PU/PD | LVCMOS |



| BALL NUMBER [1] | PIN NAME [2] | SIGNAL NAME [3] | MODE [4] | TYPE [5] | BALL RESET STATE [6] | BALL RESET REL. STATE [7] | BALL RESET REL. MODE | POWER [9] | HYS [10] | BUFFER STRENGTH (mA) [11] | PULL UP/DOWN TYPE [12] | IO CELL [13] |
|--------------------|------------------|------------------|----------|----------|----------------------------|------------------------------------|-------------------------|-----------|----------|---------------------------------|------------------------------|--------------|
| D24 | xdma_event_intr0 | xdma_event_intr0 | 0x0 | I | OFF | PD (7) | Mode7 | VDDSHV5 | Yes | 6 | PU/PD | LVCMOS |
| | | ext_hw_trigger | 0x1 | I | | | | | | | | |
| | | timer4 | 0x2 | IO | | | | | | | | |
| | | clkout1 | 0x3 | 0 | | | | | | | | |
| | | spi1_cs1 | 0x4 | Ю | | | | | | | | |
| | | pr1_pru0_gpi16 | 0x5 | I | | | | | | | | |
| | | EMU2 | 0x6 | Ю | | | | | | | | |
| | | gpio0_19 | 0x7 | Ю | | | | | | | | |
| | | pr1_mdio_data | 0x8 | Ю | | | | | | | | |
| | | gpio5_28 | 0x9 | Ю | | | | | | | | |
| C24 | xdma_event_intr1 | xdma_event_intr1 | 0x0 | I | OFF | PD | Mode7 | VDDSHV5 | Yes | 6 | PU/PD | LVCMOS |
| | | spi0_cs2 | 0x1 | Ю | | | | | | | | |
| | | tclkin | 0x2 | I | | | | | | | | |
| | | clkout2 | 0x3 | 0 | | | | | | | | |
| | | timer7 | 0x4 | Ю | | | | | | | | |
| | | pr1_pru0_gpi16 | 0x5 | I | | | | | | | | |
| | | EMU3 | 0x6 | Ю | | | | | | | | |
| | | gpio0_20 | 0x7 | Ю | | | | | | | | |
| | | pr1_mdio_mdclk | 0x8 | 0 | | | | | | | | |
| | | gpio5_29 | 0x9 | Ю | | | | | | | | |
| C25 | XTALIN | OSC0_IN | 0x0 (2) | I | Z | Z | Mode0 | VDDS_OSC | Yes | NA | PD | LVCMOS |
| B25 | XTALOUT | OSC0_OUT | 0x0 | 0 | Z | Z | Mode0 | VDDS_OSC | NA | NA (11) | NA | LVCMOS |

- (1) An internal 10 kohm pull up is turned on when the oscillator is disabled. The oscillator is disabled by default after power is applied.
- (2) An internal 15 kohm pull down is turned on when the oscillator is disabled. The oscillator is enabled by default after power is applied.
- (3) DSS_DATA[15:0] terminals are respectively SYSBOOT[15:0] inputs, latched on the rising edge of PWRONRSTn.
- (4) DSS_HSYNC terminal is SYSBOOT[17] input, latched on the rising edge of PWRONRSTn.
- (5) DSS VSYNC terminal is SYSBOOT[16] input, latched on the rising edge of PWRONRSTn.
- (6) Do not connect any signal, test point, or board trace to reserved signals.
- (7) If sysboot[17] is low on the rising edge of PWRONRSTn, this terminal has an internal pull-down turned on after reset is released. If sysboot[17] is high on the rising edge or PWRONRSTn, this terminal will initially be driven low after reset is released then it begins to toggle at the same frequency of the OSCO_IN terminal.
- (8) Refer to the External Warm Reset section of the Technical Reference Manual for more information related to the operation of this terminal.
- (9) Reset Release Mode = 7 if sysboot[17] is low. Mode = 3 if sysboot[17] is high.
- (10) The input voltage thresholds for this input are not a function of VDDSHV3. Please refer to the DC Electrical Characteristics section for details related to electrical parameters associated with this input terminal
- (11) This output should only be used to source the recommended crystal circuit.
- (12) This parameter only applies when this USB PHY terminal is operating in UART2 mode.



- (13) This parameter only applies when this USB PHY terminal is operating in UART3 mode.
- (14) This pin is configured as Open-drain and hence is expected to have an external Pull-up resistor. However there is also an internal PU resistor by default enabled after reset is deasserted.
- (15) This terminal is an analog input used to set the switching threshold of the DDR input buffers to (VDDS DDR / 2).
- (16) This terminal is an analog passive signal that connects to an external 49.9 ohm 1%, 20mW reference resistor which is used to calibrate the DDR input/output buffers.
- (17) This terminal is analog input that may also be configured as an open-drain output.
- (18) This terminal is analog input that may also be configured as an open-source or open-drain output.
- (19) This terminal is analog input that may also be configured as an open-source output.
- (20) This terminal is high-Z when the oscillator is disabled. This terminal is driven high if RTC_XTALIN is less than VIL, driven low if RTC_XTALIN is greater than VIH, and driven to a unknown value if RTC_XTALIN is between VIL and VIH when the oscillator is enabled. The oscillator is disabled by default after power is applied.
- (21) This terminal provides a Kelvin connection to VDD_MPU. It can be connected to the power supply feedback input to provide remote sensing which compensates for voltage drop in the PCB power distribution network and package. When the Kelvin connection is not used it should be connected to the same power source as VDD_MPU.
- (22) This terminal provides a Kelvin ground reference for the external crystal components. If a crystal circuit is connected to the OSC0_IN/OSC0_OUT terminals, the crystal circuit component grounds should be connected to this terminal and also be connected to the PCB ground plane close to this terminal. If an external LVCMOS clock source is connected to the OSC0_IN terminal, this terminal should be connected to VSS.
- (23) This terminal provides a Kelvin ground reference for the external crystal components. If a crystal circuit is connected to the OSC1_IN/OSC1_OUT terminals, the crystal circuit component grounds should be connected to this terminal and also should be connected to the PCB ground plane close to this terminal. If an external LVCMOS clock source is connected to the OSC1_IN terminal, this terminal should be connected to VSS



4.3 Signal Descriptions

The device contains many peripheral interfaces. In order to reduce package size and lower overall system cost while maintaining maximum functionality, many of the terminals can multiplex up to eight signal functions. Although there are many combinations of pin multiplexing that are possible, only a certain number of sets, called IO Sets, are valid due to timing limitations. These valid IO Sets were carefully chosen to provide many possible application scenarios for the user.

Texas Instruments has developed a Windows-based application called Pin Mux Utility that helps a system designer select the appropriate pin-multiplexing configuration for their device-based product design. The Pin Mux Utility provides a way to select valid IO Sets of specific peripheral interfaces to ensure the pin-multiplexing configuration selected for a design only uses valid IO Sets supported by the device.

- (1) SIGNAL NAME: The signal name
- (2) **DESCRIPTION:** Description of the signal.
- (3) TYPE: Ball type for this specific function:
 - I = Input
 - O = Output
 - I/O = Input/Output
 - D = Open drain
 - DS = Differential
 - A = Analog
- (4) BALL: Package ball location.

4.3.1 ADC Interfaces

Table 4-11. ADC0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------|----------|--------------|
| ADC0_AIN0 | Analog Input/Output | Α | AA12 |
| ADC0_AIN1 | Analog Input/Output | Α | Y12 |
| ADC0_AIN2 | Analog Input/Output | Α | Y13 |
| ADC0_AIN3 | Analog Input/Output | Α | AA13 |
| ADC0_AIN4 | Analog Input/Output | Α | AB13 |
| ADC0_AIN5 | Analog Input/Output | Α | AC13 |
| ADC0_AIN6 | Analog Input/Output | Α | AD13 |
| ADC0_AIN7 | Analog Input/Output | Α | AE13 |
| ADC0_VREFN | Analog Negative Reference Input | AP | AE14 |
| ADC0_VREFP | Analog Positive Reference Input | AP | AD14 |

Table 4-12. ADC0/1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|--|----------|--------------|
| ext_hw_trigger | External Hardware Trigger for ADC conversion | I | AC25, D24 |

Table 4-13. ADC1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------|----------|--------------|
| ADC1_AIN0 | Analog Input/Output | Α | AC16 |
| ADC1_AIN1 | Analog Input/Output | Α | AB16 |
| ADC1_AIN2 | Analog Input/Output | Α | AA16 |
| ADC1_AIN3 | Analog Input/Output | Α | AB15 |
| ADC1_AIN4 | Analog Input/Output | Α | AA15 |
| ADC1_AIN5 | Analog Input/Output | Α | Y15 |
| ADC1_AIN6 | Analog Input/Output | Α | AE16 |
| ADC1_AIN7 | Analog Input/Output | Α | AD16 |
| ADC1_VREFN | Analog Negative Reference Input | AP | AD15 |

STRUMENTS

PRODUCT PREVIEW

Table 4-13. ADC1 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------|----------|--------------|
| ADC1_VREFP | Analog Positive Reference Input | AP | AE15 |



4.3.2 CAN Interfaces

Table 4-14. DCAN0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------|----------|---------------|
| dcan0_rx | DCAN0 Receive Data | IOD | C13, J24, L22 |
| dcan0_tx | DCAN0 Transmit Data | IOD | C16, K22, K25 |

Table 4-15. DCAN1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------|----------|--------------|
| dcan1_rx | DCAN1 Receive Data | IOD | D2, J25, L21 |
| dcan1_tx | DCAN1 Transmit Data | IOD | D1, K21, L25 |



4.3.3 Camera (VPFE) Interfaces

Table 4-16. Camera0 Input Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------------|----------|--------------|
| cam0_data0 | Camera data | I | AE18 |
| cam0_data1 | Camera data | I | AB18 |
| cam0_data10 | Camera data | I | AC18, AC25 |
| cam0_data11 | Camera data | I | AB25, AD17 |
| cam0_data2 | Camera data | | Y18 |
| cam0_data3 | Camera data | I | AA18 |
| cam0_data4 | Camera data | I | AE19 |
| cam0_data5 | Camera data | I | AD19 |
| cam0_data6 | Camera data | I | AE20 |
| cam0_data7 | Camera data | I | AD20 |
| cam0_data8 | Camera data | I | AB19 |
| cam0_data9 | Camera data | I | AA19 |
| cam0_field | CCD Data Field Indicator | Ю | AC18 |
| cam0_hd | CCD Data Horizontal Detect | Ю | AE17 |
| cam0_pclk | CCD Data Pixel Clock | I | AC20 |
| cam0_vd | CCD Data Vertical Detect | О | AD18 |
| cam0_wen | CCD Data Write Enable | I | AD17 |

Table 4-17. Cameral Input Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------------|----------|------------------|
| cam1_data0 | Camera data | I | AB20 |
| cam1_data1 | Camera data | I | AC21 |
| cam1_data10 | Camera data | I | AC18, AC25, Y18 |
| cam1_data11 | Camera data | I | AA18, AB25, AD17 |
| cam1_data2 | Camera data | I | AD21 |
| cam1_data3 | Camera data | I | AE22 |
| cam1_data4 | Camera data | I | AD22 |
| cam1_data5 | Camera data | I | AE23 |
| cam1_data6 | Camera data | I | AD23 |
| cam1_data7 | Camera data | I | AE24 |
| cam1_data8 | Camera data | I | AB18, AD24 |
| cam1_data9 | Camera data | I | AC24, AE18 |
| cam1_field | CCD Data Field Indicator | Ю | AC25 |
| cam1_hd | CCD Data Horizontal Detect | Ю | AD25 |
| cam1_pclk | CCD Data Pixel Clock | I | AE21 |
| cam1_vd | CCD Data Vertical Detect | Ю | AC23 |
| cam1_wen | CCD Data Write Enable | I | AB25, AE19 |



4.3.4 Debug Subsystem Interface

Table 4-18. Debug Subsystem Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|------------------------------|----------|---------------------|
| EMU0 | MISC EMULATION PIN | Ю | N23 |
| EMU1 | MISC EMULATION PIN | Ю | T24 |
| EMU10 | MISC EMULATION PIN | 0 | AD24, AE17 |
| EMU11 | MISC EMULATION PIN | IO | AB25, AD18 |
| EMU2 | MISC EMULATION PIN | Ю | AE17, D24, K23, P23 |
| EMU3 | MISC EMULATION PIN | Ю | AD18, C24, M25, T22 |
| EMU4 | MISC EMULATION PIN | Ю | AC18, B12, L24, R25 |
| EMU5 | MISC EMULATION PIN | 0 | AD17 |
| EMU6 | MISC EMULATION PIN | IO | AC20 |
| EMU7 | MISC EMULATION PIN | Ю | AB19 |
| EMU8 | MISC EMULATION PIN | Ю | AA19 |
| EMU9 | MISC EMULATION PIN | Ю | AC24 |
| nTRST | JTAG TEST RESET (ACTIVE LOW) | I | Y25 |
| TCK | JTAG TEST CLOCK | I | AA25 |
| TDI | JTAG TEST DATA INPUT | ı | Y20 |
| TDO | JTAG TEST DATA OUTPUT | 0 | AA24 |
| TMS | JTAG TEST MODE SELECT | I | Y24 |



4.3.5 Display Subsystem (DSS) Interface

Table 4-19. Display Subsystem (DSS) Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------|----------|--------------|
| dss_ac_bias_en | DSS data | 0 | A24 |
| dss_data0 | DSS data | IO | B22 |
| dss_data1 | DSS data | IO | A21 |
| dss_data10 | DSS data | IO | A18 |
| dss_data11 | DSS data | IO | B18 |
| dss_data12 | DSS data | IO | C19 |
| dss_data13 | DSS data | IO | D19 |
| dss_data14 | DSS data | IO | C17 |
| dss_data15 | DSS data | IO | D17 |
| dss_data16 | DSS data | 0 | A11, AC24 |
| dss_data17 | DSS data | 0 | AA19, B11 |
| dss_data18 | DSS data | 0 | AB19, C11 |
| dss_data19 | DSS data | 0 | AC20, E11 |
| dss_data2 | DSS data | IO | B21 |
| dss_data20 | DSS data | 0 | AD17, D11 |
| dss_data21 | DSS data | 0 | AC18, F11 |
| dss_data22 | DSS data | 0 | A10, AD18 |
| dss_data23 | DSS data | 0 | AE17, B10 |
| dss_data3 | DSS data | IO | C21 |
| dss_data4 | DSS data | IO | A20 |
| dss_data5 | DSS data | IO | B20 |
| dss_data6 | DSS data | IO | C20 |
| dss_data7 | DSS data | Ю | E19 |
| dss_data8 | DSS data | IO | A19 |
| dss_data9 | DSS data | Ю | B19 |
| dss_hsync | DSS Horizontal Sync | 0 | A23 |
| dss_pclk | DSS Pixel Clock | 0 | A22 |
| dss_vsync | DSS Vertical Sync | 0 | B23 |



4.3.6 Ethernet (GEMAC_CPSW) Interfaces

Table 4-20. MDIO Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| mdio_clk | MDIO CIk | 0 | B17 |
| mdio_data | MDIO Data | Ю | A17 |

Table 4-21. MII1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| gmii1_col | MII Colision | I | D16 |
| gmii1_crs | MII Carrier Sense | 1 | B14 |
| gmii1_rxclk | MII Receive Clock | I | D13 |
| gmii1_rxd0 | MII Receive Data bit 0 | I | F17 |
| gmii1_rxd1 | MII Receive Data bit 1 | I | B16 |
| gmii1_rxd2 | MII Receive Data bit 2 | I | E16 |
| gmii1_rxd3 | MII Receive Data bit 3 | I | C14 |
| gmii1_rxdv | MII Receive Data Valid | I | A15 |
| gmii1_rxer | MII Receive Data Error | I | B13 |
| gmii1_txclk | MII Transmit Clock | I | D14 |
| gmii1_txd0 | MII Transmit Data bit 0 | 0 | B15 |
| gmii1_txd1 | MII Transmit Data bit 1 | 0 | A14 |
| gmii1_txd2 | MII Transmit Data bit 2 | 0 | C13 |
| gmii1_txd3 | MII Transmit Data bit 3 | 0 | C16 |
| gmii1_txen | MII Transmit Enable | 0 | A13 |

Table 4-22. MII2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| gmii2_col | MII Colision | I | A3 |
| gmii2_crs | MII Carrier Sense | I | A2, B12, F10 |
| gmii2_rxclk | MII Receive Clock | I | F6 |
| gmii2_rxd0 | MII Receive Data bit 0 | I | D8 |
| gmii2_rxd1 | MII Receive Data bit 1 | I | G8 |
| gmii2_rxd2 | MII Receive Data bit 2 | I | B4 |
| gmii2_rxd3 | MII Receive Data bit 3 | I | F7 |
| gmii2_rxdv | MII Receive Data Valid | I | C5 |
| gmii2_rxer | MII Receive Data Error | I | B3 |
| gmii2_txclk | MII Transmit Clock | I | E8 |
| gmii2_txd0 | MII Transmit Data bit 0 | 0 | E7 |
| gmii2_txd1 | MII Transmit Data bit 1 | 0 | D7 |
| gmii2_txd2 | MII Transmit Data bit 2 | 0 | A4 |
| gmii2_txd3 | MII Transmit Data bit 3 | 0 | C6 |
| gmii2_txen | MII Transmit Enable | 0 | C3 |

Table 4-23. RGMII1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|--------------------------|----------|--------------|
| rgmii1_rclk | RGMII Receive Clock | I | D13 |
| rgmii1_rctl | RGMII Receive Control | I | A15 |
| rgmii1_rd0 | RGMII Receive Data bit 0 | I | F17 |



Table 4-23. RGMII1 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------|----------|--------------|
| rgmii1_rd1 | RGMII Receive Data bit 1 | I | B16 |
| rgmii1_rd2 | RGMII Receive Data bit 2 | I | E16 |
| rgmii1_rd3 | RGMII Receive Data bit 3 | I | C14 |
| rgmii1_tclk | RGMII Transmit Clock | 0 | D14 |
| rgmii1_tctl | RGMII Transmit Control | 0 | A13 |
| rgmii1_td0 | RGMII Transmit Data bit 0 | 0 | B15 |
| rgmii1_td1 | RGMII Transmit Data bit 1 | 0 | A14 |
| rgmii1_td2 | RGMII Transmit Data bit 2 | 0 | C13 |
| rgmii1_td3 | RGMII Transmit Data bit 3 | 0 | C16 |

Table 4-24. RGMII2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------|----------|--------------|
| rgmii2_rclk | RGMII Receive Clock | I | F6 |
| rgmii2_rctl | RGMII Receive Control | I | C5 |
| rgmii2_rd0 | RGMII Receive Data bit 0 | I | D8 |
| rgmii2_rd1 | RGMII Receive Data bit 1 | I | G8 |
| rgmii2_rd2 | RGMII Receive Data bit 2 | I | B4 |
| rgmii2_rd3 | RGMII Receive Data bit 3 | I | F7 |
| rgmii2_tclk | RGMII Transmit Clock | 0 | E8 |
| rgmii2_tctl | RGMII Transmit Control | 0 | C3 |
| rgmii2_td0 | RGMII Transmit Data bit 0 | 0 | E7 |
| rgmii2_td1 | RGMII Transmit Data bit 1 | 0 | D7 |
| rgmii2_td2 | RGMII Transmit Data bit 2 | 0 | A4 |
| rgmii2_td3 | RGMII Transmit Data bit 3 | 0 | C6 |

Table 4-25. RMII1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------|----------|--------------|
| rmii1_crs_dv | RMII Carrier Sense / Data Valid | I | B14 |
| rmii1_refclk | RMII Reference Clock | IO | A16 |
| rmii1_rxd0 | RMII Receive Data bit 0 | I | F17 |
| rmii1_rxd1 | RMII Receive Data bit 1 | I | B16 |
| rmii1_rxer | RMII Receive Data Error | I | B13 |
| rmii1_txd0 | RMII Transmit Data bit 0 | 0 | B15 |
| rmii1_txd1 | RMII Transmit Data bit 1 | 0 | A14 |
| rmii1_txen | RMII Transmit Enable | 0 | A13 |

Table 4-26. RMII2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------|----------|------------------|
| rmii2_crs_dv | RMII Carrier Sense / Data Valid | I | A2, B12, B4, F10 |
| rmii2_refclk | RMII Reference Clock | 0 | D16 |
| rmii2_rxd0 | RMII Receive Data bit 0 | I | D8 |
| rmii2_rxd1 | RMII Receive Data bit 1 | I | G8 |
| rmii2_rxer | RMII Receive Data Error | I | B3 |
| rmii2_txd0 | RMII Transmit Data bit 0 | 0 | E7 |
| rmii2_txd1 | RMII Transmit Data bit 1 | 0 | D7 |
| rmii2_txen | RMII Transmit Enable | 0 | C3 |

4.3.7 External Memory Interfaces

Table 4-27. DDR Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---|----------|--------------|
| ddr_a0 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | N1 |
| ddr_a1 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | L1 |
| ddr_a10 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | M6 |
| | | 0 | |
| ddr_a11 | DDR SDRAM ROW/COLUMN ADDRESS | | T5 |
| ddr_a12 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | T4 |
| ddr_a13 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | N5 |
| ddr_a14 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | T3 |
| ddr_a15 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | T2 |
| ddr_a2 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | L2 |
| ddr_a3 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | P2 |
| ddr_a4 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | P1 |
| ddr_a5 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | R5 |
| ddr_a6 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | R4 |
| ddr_a7 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | R3 |
| ddr_a8 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | R2 |
| ddr_a9 | DDR SDRAM ROW/COLUMN ADDRESS | 0 | R1 |
| ddr_ba0 | DDR SDRAM BANK ADDRESS | 0 | K1 |
| ddr_ba1 | DDR SDRAM BANK ADDRESS | 0 | K2 |
| ddr_ba2 | DDR SDRAM BANK ADDRESS | 0 | K3 |
| ddr_casn | DDR SDRAM COLUMN ADDRESS STROBE. (ACTIVE LOW) | 0 | N3 |
| ddr_ck | DDR SDRAM CLOCK (Differential+) | 0 | M2 |
| ddr_cke0 | DDR SDRAM CLOCK ENABLE | 0 | M3 |
| ddr_cke1 | DDR SDRAM CLOCK ENABLE1 | 0 | N6 |
| ddr_csn0 | DDR SDRAM CHIP SELECTO | 0 | M5 |
| ddr_csn1 | DDR SDRAM CHIP SELECT1 | 0 | M4 |
| ddr_d0 | DDR SDRAM DATA | Ю | E3 |
| ddr_d1 | DDR SDRAM DATA | Ю | E2 |
| ddr_d10 | DDR SDRAM DATA | Ю | J5 |
| ddr_d11 | DDR SDRAM DATA | IO | J4 |
| ddr_d12 | DDR SDRAM DATA | Ю | J3 |
| ddr_d13 | DDR SDRAM DATA | IO | K6 |
| ddr_d14 | DDR SDRAM DATA | Ю | K5 |
| ddr_d15 | DDR SDRAM DATA | IO | K4 |
| ddr_d16 | DDR SDRAM DATA | IO | V5 |
| ddr_d17 | | 10 | V4 |
| | DDR SDRAM DATA | | |
| ddr_d18 | DDR SDRAM DATA | 10 | V3 |
| ddr_d19 | DDR SDRAM DATA | 10 | V2 |
| ddr_d2 | DDR SDRAM DATA | 10 | E1 |
| ddr_d20 | DDR SDRAM DATA | 10 | V1 |
| ddr_d21 | DDR SDRAM DATA | 10 | W4 |
| ddr_d22 | DDR SDRAM DATA | IO | W5 |
| ddr_d23 | DDR SDRAM DATA | Ю | W6 |
| ddr_d24 | DDR SDRAM DATA | Ю | Y2 |
| ddr_d25 | DDR SDRAM DATA | Ю | Y3 |
| ddr_d26 | DDR SDRAM DATA | IO | Y4 |



Table 4-27. DDR Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---|----------|--------------|
| ddr_d27 | DDR SDRAM DATA | Ю | AA3 |
| ddr_d28 | DDR SDRAM DATA | Ю | AB2 |
| ddr_d29 | DDR SDRAM DATA | Ю | AB1 |
| ddr_d3 | DDR SDRAM DATA | Ю | F3 |
| ddr_d30 | DDR SDRAM DATA | Ю | AC1 |
| ddr_d31 | DDR SDRAM DATA | Ю | AC2 |
| ddr_d4 | DDR SDRAM DATA | Ю | G4 |
| ddr_d5 | DDR SDRAM DATA | Ю | G3 |
| ddr_d6 | DDR SDRAM DATA | Ю | G2 |
| ddr_d7 | DDR SDRAM DATA | Ю | G1 |
| ddr_d8 | DDR SDRAM DATA | Ю | H1 |
| ddr_d9 | DDR SDRAM DATA | Ю | J6 |
| ddr_dqm0 | DDR WRITE ENABLE / DATA MASK FOR DATA[7:0] | 0 | F4 |
| ddr_dqm1 | DDR WRITE ENABLE / DATA MASK FOR DATA[15:8] | 0 | H2 |
| ddr_dqm2 | DDR WRITE ENABLE / DATA MASK FOR DATA[23:16] | 0 | V6 |
| ddr_dqm3 | DDR WRITE ENABLE / DATA MASK FOR DATA[31:24] | 0 | Y1 |
| ddr_dqs0 | DDR DATA STROBE FOR DATA[7:0] (Differential+) | Ю | F2 |
| ddr_dqs1 | DDR DATA STROBE FOR DATA[15:8] (Differential+) | Ю | J2 |
| ddr_dqs2 | DDR DATA STROBE FOR DATA[23:16] (Differential+) | Ю | W1 |
| ddr_dqs3 | DDR DATA STROBE FOR DATA[31:24] (Differential+) | Ю | AA1 |
| ddr_dqsn0 | DDR DATA STROBE FOR DATA[7:0] (Differential-) | Ю | F1 |
| ddr_dqsn1 | DDR DATA STROBE FOR DATA[15:8] (Differential-) | Ю | J1 |
| ddr_dqsn2 | DDR DATA STROBE FOR DATA[23:16] (Differential-) | Ю | W2 |
| ddr_dqsn3 | DDR DATA STROBE FOR DATA[31:24] (Differential-) | Ю | AA2 |
| ddr_nck | DDR SDRAM CLOCK (Differential-) | 0 | M1 |
| ddr_odt0 | DDR SDRAM ODT0 | 0 | U1 |
| ddr_odt1 | DDR SDRAM ODT1 | 0 | U2 |
| ddr_rasn | DDR SDRAM ROW ADDRESS STROBE (ACTIVE LOW) | 0 | N2 |
| ddr_resetn | DDR SDRAM RESET (only for DDR3) | 0 | T1 |
| ddr_vref | Voltage Reference | AP (1) | Т6 |
| ddr_vtp | External Resistor for Impedance Training | I (2) | AC3 |
| ddr_wen | DDR SDRAM WRITE ENABLE (ACTIVE LOW) | 0 | N4 |

⁽¹⁾ This terminal is an analog input used to set the switching threshold of the DDR input buffers to (VDDS_DDR / 2).

Table 4-28. General Purpose Memory Controller (GPMC) Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpmc_a0 | GPMC Address | 0 | B22, C3 |
| gpmc_a1 | GPMC Address | 0 | A21, B23, C5 |
| gpmc_a10 | GPMC Address | 0 | A22, G8 |
| gpmc_a11 | GPMC Address | 0 | A24, D8 |
| gpmc_a12 | GPMC Address | 0 | A19 |
| gpmc_a13 | GPMC Address | 0 | B19 |
| gpmc_a14 | GPMC Address | 0 | A18 |
| gpmc_a15 | GPMC Address | 0 | B18 |
| gpmc_a16 | GPMC Address | 0 | C19, C3 |

⁽²⁾ This terminal is an analog passive signal that connects to an external 49.9 ohm 1%, 20mW reference resistor which is used to calibrate the DDR input/output buffers.



Table 4-28. General Purpose Memory Controller (GPMC) Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---|----------|--------------|
| gpmc_a17 | GPMC Address | 0 | C5, D19 |
| gpmc_a18 | GPMC Address | 0 | C17, C6 |
| gpmc_a19 | GPMC Address | 0 | A4, D17 |
| gpmc_a2 | GPMC Address | 0 | A23, B21, C6 |
| gpmc_a20 | GPMC Address | 0 | B1, D7 |
| gpmc_a21 | GPMC Address | 0 | B2, E7 |
| gpmc_a22 | GPMC Address | 0 | C2, E8 |
| gpmc_a23 | GPMC Address | 0 | C1, F6 |
| • | GPMC Address | 0 | D1, F7 |
| gpmc_a24 | GPMC Address GPMC Address | | |
| gpmc_a25 | | 0 | B4, D2 |
| gpmc_a26 | GPMC Address | 0 | G8 |
| gpmc_a27 | GPMC Address | 0 | D8 |
| gpmc_a3 | GPMC Address | 0 | A22, A4, C21 |
| gpmc_a4 | GPMC Address | 0 | A20, A24, D7 |
| gpmc_a5 | GPMC Address | 0 | B20, C10, E7 |
| gpmc_a6 | GPMC Address | 0 | C20, E8 |
| gpmc_a7 | GPMC Address | 0 | E19, F6 |
| gpmc_a8 | GPMC Address | 0 | B23, F7 |
| gpmc_a9 | GPMC Address | 0 | A23, B4 |
| gpmc_ad0 | GPMC Address and Data | Ю | B5 |
| gpmc_ad1 | GPMC Address and Data | Ю | A5 |
| gpmc_ad10 | GPMC Address and Data | Ю | F11 |
| gpmc_ad11 | GPMC Address and Data | IO | D11 |
| gpmc_ad12 | GPMC Address and Data | IO | E11 |
| gpmc_ad13 | GPMC Address and Data | IO | C11 |
| gpmc_ad14 | GPMC Address and Data | IO | B11 |
| gpmc_ad15 | GPMC Address and Data | IO | A11 |
| gpmc_ad2 | GPMC Address and Data | IO | B6 |
| gpmc_ad3 | GPMC Address and Data | IO | A6 |
| gpmc_ad4 | GPMC Address and Data | IO | B7 |
| gpmc_ad5 | GPMC Address and Data | Ю | A7 |
| gpmc_ad6 | GPMC Address and Data | IO | C8 |
| gpmc_ad7 | GPMC Address and Data | IO | B8 |
| gpmc_ad8 | GPMC Address and Data | IO | B10 |
| gpmc_ad9 | GPMC Address and Data | IO | A10 |
| gpmc_advn_ale | GPMC Address Valid / Address Latch Enable | 0 | A9 |
| gpmc_be0n_cle | GPMC Byte Enable 0 / Command Latch Enable | 0 | C10 |
| gpmc_be1n | GPMC Byte Enable 1 | 0 | A3, F10 |
| gpmc_clk | GPMC Clock | IO | A12, B9 |
| gpmc_csn0 | GPMC Chip Select | 0 | A8 |
| gpmc_csn1 | GPMC Chip Select | 0 | B9 |
| gpmc_csn2 | GPMC Chip Select | 0 | F10 |
| gpmc_csn3 | GPMC Chip Select | 0 | B12 |
| gpmc_csn4 | GPMC Chip Select | 0 | A2 |
| <u></u> | GPMC Chip Select | 0 | B3 |
| gpmc_csn5 | • | 0 | |
| gpmc_csn6 | GPMC Chip Select | | A3 |
| gpmc_dir | GPMC Data Direction | 0 | A3 |



www.ti.com

Table 4-28. General Purpose Memory Controller (GPMC) Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------|----------|--------------|
| gpmc_oen_ren | GPMC Output / Read Enable | 0 | E10 |
| gpmc_wait0 | GPMC Wait 0 | I | A2, B12 |
| gpmc_wait1 | GPMC Wait 1 | I | A12 |
| gpmc_wen | GPMC Write Enable | 0 | D10 |
| gpmc_wpn | GPMC Write Protect | 0 | B3 |



4.3.8 General Purpose IOs

Table 4-29. GPIO0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio0_0 | GPIO | Ю | A17, D16 |
| gpio0_1 | GPIO | Ю | A15, B17 |
| gpio0_10 | GPIO | Ю | C14, C17 |
| gpio0_11 | GPIO | Ю | D17, E16 |
| gpio0_12 | GPIO | Ю | K22 |
| gpio0_13 | GPIO | Ю | L22 |
| gpio0_14 | GPIO | Ю | K21 |
| gpio0_15 | GPIO | Ю | L21 |
| gpio0_16 | GPIO | Ю | C16 |
| gpio0_17 | GPIO | Ю | C13 |
| gpio0_18 | GPIO | Ю | G21, L23 |
| gpio0_19 | GPIO | Ю | D24, K23 |
| gpio0_2 | GPIO | Ю | M25, P23 |
| gpio0_20 | GPIO | Ю | C24, P22 |
| gpio0_21 | GPIO | Ю | A14, P20 |
| gpio0_22 | GPIO | Ю | B10, N20 |
| gpio0_23 | GPIO | Ю | A10, T23 |
| gpio0_24 | GPIO | Ю | H20 |
| gpio0_25 | GPIO | Ю | F25 |
| gpio0_26 | GPIO | Ю | F11 |
| gpio0_27 | GPIO | Ю | D11 |
| gpio0_28 | GPIO | Ю | B15 |
| gpio0_29 | GPIO | Ю | A16 |
| gpio0_3 | GPIO | Ю | L24, T22 |
| gpio0_30 | GPIO | Ю | A2 |
| gpio0_31 | GPIO | Ю | B3 |
| gpio0_4 | GPIO | Ю | A12, T21 |
| gpio0_5 | GPIO | Ю | T20 |
| gpio0_6 | GPIO | Ю | R25 |
| gpio0_7 | GPIO | Ю | G24 |
| gpio0_8 | GPIO | Ю | C19, D14 |
| gpio0_9 | GPIO | Ю | D13, D19 |

Table 4-30. GPIO1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio1_0 | GPIO | Ю | B5 |
| gpio1_1 | GPIO | Ю | A5 |
| gpio1_10 | GPIO | Ю | K25 |
| gpio1_11 | GPIO | Ю | J24 |
| gpio1_12 | GPIO | Ю | E11 |
| gpio1_13 | GPIO | Ю | C11 |
| gpio1_14 | GPIO | Ю | B11 |
| gpio1_15 | GPIO | Ю | A11 |
| gpio1_16 | GPIO | Ю | C3 |
| gpio1_17 | GPIO | Ю | C5 |



Table 4-30. GPIO1 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio1_18 | GPIO | Ю | C6 |
| gpio1_19 | GPIO | Ю | A4 |
| gpio1_2 | GPIO | Ю | B6 |
| gpio1_20 | GPIO | Ю | D7 |
| gpio1_21 | GPIO | Ю | E7 |
| gpio1_22 | GPIO | IO | E8 |
| gpio1_23 | GPIO | Ю | F6 |
| gpio1_24 | GPIO | Ю | F7 |
| gpio1_25 | GPIO | Ю | B4 |
| gpio1_26 | GPIO | Ю | G8 |
| gpio1_27 | GPIO | IO | D8 |
| gpio1_28 | GPIO | Ю | A3 |
| gpio1_29 | GPIO | Ю | A8 |
| gpio1_3 | GPIO | Ю | A6 |
| gpio1_30 | GPIO | Ю | B9 |
| gpio1_31 | GPIO | IO | F10 |
| gpio1_4 | GPIO | Ю | B7 |
| gpio1_5 | GPIO | Ю | A7 |
| gpio1_6 | GPIO | Ю | C8 |
| gpio1_7 | GPIO | Ю | B8 |
| gpio1_8 | GPIO | Ю | L25 |
| gpio1_9 | GPIO | Ю | J25 |

Table 4-31. GPIO2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio2_0 | GPIO | Ю | B12 |
| gpio2_1 | GPIO | Ю | A12 |
| gpio2_10 | GPIO | Ю | A20 |
| gpio2_11 | GPIO | Ю | B20 |
| gpio2_12 | GPIO | Ю | C20 |
| gpio2_13 | GPIO | Ю | E19 |
| gpio2_14 | GPIO | Ю | A19 |
| gpio2_15 | GPIO | Ю | B19 |
| gpio2_16 | GPIO | Ю | A18 |
| gpio2_17 | GPIO | Ю | B18 |
| gpio2_18 | GPIO | Ю | C14 |
| gpio2_19 | GPIO | Ю | E16 |
| gpio2_2 | GPIO | Ю | A9 |
| gpio2_20 | GPIO | Ю | B16 |
| gpio2_21 | GPIO | Ю | F17 |
| gpio2_22 | GPIO | Ю | B23 |
| gpio2_23 | GPIO | Ю | A23 |
| gpio2_24 | GPIO | Ю | A22 |
| gpio2_25 | GPIO | Ю | A24 |
| gpio2_26 | GPIO | Ю | B1 |
| gpio2_27 | GPIO | Ю | B2 |
| gpio2_28 | GPIO | Ю | C2 |



Table 4-31. GPIO2 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio2_29 | GPIO | Ю | C1 |
| gpio2_3 | GPIO | Ю | E10 |
| gpio2_30 | GPIO | Ю | D1 |
| gpio2_31 | GPIO | Ю | D2 |
| gpio2_4 | GPIO | Ю | D10 |
| gpio2_5 | GPIO | Ю | C10 |
| gpio2_6 | GPIO | Ю | B22 |
| gpio2_7 | GPIO | Ю | A21 |
| gpio2_8 | GPIO | Ю | B21 |
| gpio2_9 | GPIO | Ю | C21 |

Table 4-32. GPIO3 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio3_0 | GPIO | Ю | D16 |
| gpio3_1 | GPIO | Ю | B14 |
| gpio3_10 | GPIO | Ю | D13 |
| gpio3_11 | GPIO | Ю | C16 |
| gpio3_12 | GPIO | Ю | C13 |
| gpio3_13 | GPIO | Ю | F25 |
| gpio3_14 | GPIO | Ю | N24 |
| gpio3_15 | GPIO | Ю | N22 |
| gpio3_16 | GPIO | Ю | H23 |
| gpio3_17 | GPIO | Ю | M24 |
| gpio3_18 | GPIO | Ю | L23 |
| gpio3_19 | GPIO | Ю | K23 |
| gpio3_2 | GPIO | Ю | B13 |
| gpio3_20 | GPIO | Ю | M25 |
| gpio3_21 | GPIO | Ю | L24 |
| gpio3_22 | GPIO | Ю | P22 |
| gpio3_23 | GPIO | Ю | P20 |
| gpio3_24 | GPIO | Ю | N20 |
| gpio3_25 | GPIO | Ю | T23 |
| gpio3_3 | GPIO | Ю | A13 |
| gpio3_4 | GPIO | Ю | A15 |
| gpio3_5 | GPIO | Ю | AB24 |
| gpio3_6 | GPIO | Ю | Y22 |
| gpio3_7 | GPIO | Ю | N23 |
| gpio3_8 | GPIO | Ю | T24 |
| gpio3_9 | GPIO | Ю | D14 |

Table 4-33. GPIO4 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio4_0 | GPIO | Ю | AE17 |
| gpio4_1 | GPIO | Ю | AD18 |
| gpio4_10 | GPIO | Ю | AC23 |
| gpio4_11 | GPIO | Ю | AE21 |
| gpio4_12 | GPIO | Ю | AC25 |



Table 4-33. GPIO4 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio4_13 | GPIO | Ю | AB25 |
| gpio4_14 | GPIO | Ю | AB20 |
| gpio4_15 | GPIO | Ю | AC21 |
| gpio4_16 | GPIO | Ю | AD21 |
| gpio4_17 | GPIO | Ю | AE22 |
| gpio4_18 | GPIO | Ю | AD22 |
| gpio4_19 | GPIO | Ю | AE23 |
| gpio4_2 | GPIO | Ю | AC18 |
| gpio4_20 | GPIO | Ю | AD23 |
| gpio4_21 | GPIO | Ю | AE24 |
| gpio4_24 | GPIO | Ю | Y18 |
| gpio4_25 | GPIO | Ю | AA18 |
| gpio4_26 | GPIO | Ю | AE19 |
| gpio4_27 | GPIO | Ю | AD19 |
| gpio4_28 | GPIO | Ю | AE20 |
| gpio4_29 | GPIO | Ю | AD20 |
| gpio4_3 | GPIO | Ю | AD17 |
| gpio4_4 | GPIO | Ю | AC20 |
| gpio4_5 | GPIO | Ю | AB19 |
| gpio4_6 | GPIO | Ю | AA19 |
| gpio4_7 | GPIO | Ю | AC24 |
| gpio4_8 | GPIO | Ю | AD24 |
| gpio4_9 | GPIO | Ю | AD25 |

Table 4-34. GPIO5 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio5_0 | GPIO | Ю | H22 |
| gpio5_1 | GPIO | Ю | K24 |
| gpio5_10 | GPIO | Ю | G20 |
| gpio5_11 | GPIO | Ю | F23 |
| gpio5_12 | GPIO | Ю | E25 |
| gpio5_13 | GPIO | Ю | E24 |
| gpio5_19 | GPIO | Ю | AE18 |
| gpio5_2 | GPIO | Ю | H25 |
| gpio5_20 | GPIO | Ю | AB18 |
| gpio5_23 | GPIO | Ю | D11 |
| gpio5_24 | GPIO | Ю | F11 |
| gpio5_25 | GPIO | Ю | A10 |
| gpio5_26 | GPIO | Ю | B10 |
| gpio5_27 | GPIO | Ю | G21 |
| gpio5_28 | GPIO | Ю | D24 |
| gpio5_29 | GPIO | Ю | C24 |
| gpio5_3 | GPIO | Ю | H24 |
| gpio5_30 | GPIO | Ю | A2 |
| gpio5_31 | GPIO | Ю | B3 |
| gpio5_4 | GPIO | Ю | P25 |
| gpio5_5 | GPIO | Ю | R24 |



Table 4-34. GPIO5 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| gpio5_6 | GPIO | Ю | P24 |
| gpio5_7 | GPIO | Ю | N25 |
| gpio5_8 | GPIO | Ю | D25 |
| gpio5_9 | GPIO | Ю | F24 |



4.3.9 HDQ Interface

Table 4-35. HDQ Signal Description

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| hdq_sio | HDQ 1W Data IO | IOD | K24 |



4.3.10 I2C Interfaces

Table 4-36. I2C0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| I2C0_SCL | I2C0 Clock | IOD | Y22 |
| I2C0_SDA | I2C0 Data | IOD | AB24 |

Table 4-37. I2C1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|---------------------------------------|
| I2C1_SCL | I2C1 Clock | IOD | AB18, B13, G20, J25, L21, N20, T20 |
| I2C1_SDA | I2C1 Data | IOD | AE18, B14, E25, K21, L25, T21, T23 |

Table 4-38. I2C2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|------------------------------|
| I2C2_SCL | I2C2 Clock | IOD | AB19, AC21, J24, L22, T22 |
| I2C2_SDA | I2C2 Data | | AB20, AC20, K22, K25, P23 |



4.3.11 McASP Interfaces

Table 4-39. McASP0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|------------------------------|----------|----------------------------|
| mcasp0_aclkr | McASP0 Receive Bit Clock | Ю | A15, A3, C19, L23 |
| mcasp0_aclkx | McASP0 Transmit Bit Clock | Ю | A19, D14, E11, F7, N24 |
| mcasp0_ahclkr | McASP0 Receive Master Clock | 0 | B18, M24 |
| mcasp0_ahclkx | McASP0 Transmit Master Clock | IO | C13, D17, L24 |
| mcasp0_axr0 | McASP0 Serial Data (IN/OUT) | Ю | A18, B11, C14, G8, H23 |
| mcasp0_axr1 | McASP0 Serial Data (IN/OUT) | Ю | A11, C17, D8, E16, M25 |
| mcasp0_axr2 | McASP0 Serial Data (IN/OUT) | Ю | B18, C19, D16, L23, M24 |
| mcasp0_axr3 | McASP0 Serial Data (IN/OUT) | Ю | D17, D19, F17, K23, L24 |
| mcasp0_fsr | McASP0 Receive Frame Sync | Ю | A12, C16, D19, K23 |
| mcasp0_fsx | McASP0 Transmit Frame Sync | Ю | B19, B4, C11, D13, N22 |

Table 4-40. McASP1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|------------------------------|----------|---------------|
| mcasp1_aclkr | McASP1 Receive Bit Clock | Ю | B15, F17 |
| mcasp1_aclkx | McASP1 Transmit Bit Clock | Ю | A15, B14, L23 |
| mcasp1_ahclkr | McASP1 Receive Master Clock | Ю | F17 |
| mcasp1_ahclkx | McASP1 Transmit Master Clock | Ю | A16, F17 |
| mcasp1_axr0 | McASP1 Serial Data (IN/OUT) | Ю | A13, C13, M25 |
| mcasp1_axr1 | McASP1 Serial Data (IN/OUT) | Ю | A14, L24 |
| mcasp1_axr2 | McASP1 Serial Data (IN/OUT) | Ю | B15, D16 |
| mcasp1_axr3 | McASP1 Serial Data (IN/OUT) | Ю | A16, B16 |
| mcasp1_fsr | McASP1 Receive Frame Sync | Ю | A14, B16 |
| mcasp1_fsx | McASP1 Transmit Frame Sync | Ю | B13, C16, K23 |



4.3.12 Miscellaneous

Table 4-41. Miscellaneous Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|------------------|--|----------|---------------|
| clkout1 | Clock out1 | 0 | D24 |
| clkout2 | Clock out2 | 0 | C24 |
| clkreq | Clock Request Control | 0 | H20 |
| nNMI | External Interrupt to ARM Cortex A9 core | 1 | G25 |
| nRESETIN_OUT | Warm Reset Input/Output | IOD (1) | G22 |
| OSC0_IN | High frequency oscillator input | 1 | C25 |
| OSC0_OUT | High frequency oscillator output | 0 | B25 |
| OSC1_IN | Low frequency (32.768 KHz) Real Time Clock oscillator input | I | AE5 |
| OSC1_OUT | Low frequency (32.768 KHz) Real Time Clock oscillator output | 0 | AE4 |
| porz | Power on Reset | 1 | Y23 |
| RTC_PORz | RTC active low reset input | 1 | AE6 |
| tclkin | Timer Clock In | 1 | C24 |
| xdma_event_intr0 | External DMA Event or Interrupt 0 | I | D24 |
| xdma_event_intr1 | External DMA Event or Interrupt 1 | I | C24 |
| xdma_event_intr2 | External DMA Event or Interrupt 2 | 1 | A16, G24, R25 |
| xdma_event_intr3 | External DMA Event or Interrupt 3 | I | AD24 |
| xdma_event_intr4 | External DMA Event or Interrupt 4 | 1 | AD25 |
| xdma_event_intr5 | External DMA Event or Interrupt 5 | I | AC23 |
| xdma_event_intr6 | External DMA Event or Interrupt 6 | 1 | AE21 |
| xdma_event_intr7 | External DMA Event or Interrupt 7 | 1 | AC25 |
| xdma_event_intr8 | External DMA Event or Interrupt 8 | 1 | AB25 |

⁽¹⁾ Refer to the External Warm Reset section of the Technical Reference Manual for more information related to the operation of this terminal.

Table 4-42. Reserved Signals

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|---|
| Reserved | Reserved (1) | 0 | AA10, AA7, AA9, AB10, AB6, AB7, AB9, AC10, AC12, AC5, AC6, AC7, AC9, AD1, AD10, AD11, AD2, AD7, AE11, AE12, AE9, H19, H21, W10, Y10, Y6, Y7 |

(1) Do not connect any signal, test point, or board trace to reserved signals.



4.3.13 PRU-ICSS0 Interface

Table 4-43. PRU-ICSS0-PRU0/General Purpose Inputs Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------------|----------|--------------|
| pr0_pru0_gpi0 | PRU-ICSS0 PRU0 Data In | I | N24 |
| pr0_pru0_gpi1 | PRU-ICSS0 PRU0 Data In | 1 | N22 |
| pr0_pru0_gpi10 | PRU-ICSS0 PRU0 Data In | 1 | C2 |
| pr0_pru0_gpi11 | PRU-ICSS0 PRU0 Data In | 1 | C1 |
| pr0_pru0_gpi12 | PRU-ICSS0 PRU0 Data In | 1 | D1 |
| pr0_pru0_gpi13 | PRU-ICSS0 PRU0 Data In | 1 | D2 |
| pr0_pru0_gpi14 | PRU-ICSS0 PRU0 Data In | 1 | AC20 |
| pr0_pru0_gpi15 | PRU-ICSS0 PRU0 Data In | I | AB19 |
| pr0_pru0_gpi16 | PRU-ICSS0 PRU0 Data In Capture Enable | I | AA19 |
| pr0_pru0_gpi17 | PRU-ICSS0 PRU0 Data In | 1 | AC24 |
| pr0_pru0_gpi18 | PRU-ICSS0 PRU0 Data In | 1 | H25 |
| pr0_pru0_gpi19 | PRU-ICSS0 PRU0 Data In | 1 | H24 |
| pr0_pru0_gpi2 | PRU-ICSS0 PRU0 Data In | I | H23 |
| pr0_pru0_gpi3 | PRU-ICSS0 PRU0 Data In | I | M24 |
| pr0_pru0_gpi4 | PRU-ICSS0 PRU0 Data In | I | L23 |
| pr0_pru0_gpi5 | PRU-ICSS0 PRU0 Data In | 1 | K23 |
| pr0_pru0_gpi6 | PRU-ICSS0 PRU0 Data In | 1 | M25 |
| pr0_pru0_gpi7 | PRU-ICSS0 PRU0 Data In | I | L24 |
| pr0_pru0_gpi8 | PRU-ICSS0 PRU0 Data In | I | B1 |
| pr0_pru0_gpi9 | PRU-ICSS0 PRU0 Data In | I | B2 |

Table 4-44. PRU-ICSS0-PRU0/General Purpose Outputs Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| pr0_pru0_gpo0 | PRU-ICSS0 PRU0 Data Out | 0 | N24 |
| pr0_pru0_gpo1 | PRU-ICSS0 PRU0 Data Out | 0 | N22 |
| pr0_pru0_gpo10 | PRU-ICSS0 PRU0 Data Out | 0 | C2 |
| pr0_pru0_gpo11 | PRU-ICSS0 PRU0 Data Out | 0 | C1 |
| pr0_pru0_gpo12 | PRU-ICSS0 PRU0 Data Out | 0 | D1 |
| pr0_pru0_gpo13 | PRU-ICSS0 PRU0 Data Out | 0 | D2 |
| pr0_pru0_gpo14 | PRU-ICSS0 PRU0 Data Out | 0 | AC20 |
| pr0_pru0_gpo15 | PRU-ICSS0 PRU0 Data Out | 0 | AB19 |
| pr0_pru0_gpo16 | PRU-ICSS0 PRU0 Data Out | 0 | AA19 |
| pr0_pru0_gpo17 | PRU-ICSS0 PRU0 Data Out | 0 | AC24 |
| pr0_pru0_gpo18 | PRU-ICSS0 PRU0 Data Out | 0 | H25 |
| pr0_pru0_gpo19 | PRU-ICSS0 PRU0 Data Out | 0 | H24 |
| pr0_pru0_gpo2 | PRU-ICSS0 PRU0 Data Out | 0 | H23 |
| pr0_pru0_gpo3 | PRU-ICSS0 PRU0 Data Out | 0 | M24 |
| pr0_pru0_gpo4 | PRU-ICSS0 PRU0 Data Out | 0 | L23 |
| pr0_pru0_gpo5 | PRU-ICSS0 PRU0 Data Out | 0 | K23 |
| pr0_pru0_gpo6 | PRU-ICSS0 PRU0 Data Out | 0 | M25 |
| pr0_pru0_gpo7 | PRU-ICSS0 PRU0 Data Out | 0 | L24 |
| pr0_pru0_gpo8 | PRU-ICSS0 PRU0 Data Out | 0 | B1 |
| pr0_pru0_gpo9 | PRU-ICSS0 PRU0 Data Out | 0 | B2 |



Table 4-45. PRU-ICSS0-PRU1/General Purpose Inputs Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------------|----------|--------------|
| pr0_pru1_gpi0 | PRU-ICSS0 PRU1 Data In | 1 | AD24 |
| pr0_pru1_gpi1 | PRU-ICSS0 PRU1 Data In | I | AD25 |
| pr0_pru1_gpi10 | PRU-ICSS0 PRU1 Data In | I | AD21 |
| pr0_pru1_gpi11 | PRU-ICSS0 PRU1 Data In | I | AE22 |
| pr0_pru1_gpi12 | PRU-ICSS0 PRU1 Data In | I | AD22 |
| pr0_pru1_gpi13 | PRU-ICSS0 PRU1 Data In | I | AE23 |
| pr0_pru1_gpi14 | PRU-ICSS0 PRU1 Data In | I | AD23 |
| pr0_pru1_gpi15 | PRU-ICSS0 PRU1 Data In | I | AE24 |
| pr0_pru1_gpi16 | PRU-ICSS0 PRU1 Data In Capture Enable | I | AE18 |
| pr0_pru1_gpi17 | PRU-ICSS0 PRU1 Data In | 1 | AB18 |
| pr0_pru1_gpi18 | PRU-ICSS0 PRU1 Data In | 1 | H22 |
| pr0_pru1_gpi19 | PRU-ICSS0 PRU1 Data In | I | K24 |
| pr0_pru1_gpi2 | PRU-ICSS0 PRU1 Data In | I | AC23 |
| pr0_pru1_gpi3 | PRU-ICSS0 PRU1 Data In | I | AE21 |
| pr0_pru1_gpi4 | PRU-ICSS0 PRU1 Data In | 1 | K25 |
| pr0_pru1_gpi5 | PRU-ICSS0 PRU1 Data In | 1 | J24 |
| pr0_pru1_gpi6 | PRU-ICSS0 PRU1 Data In | I | B23 |
| pr0_pru1_gpi7 | PRU-ICSS0 PRU1 Data In | I | A23 |
| pr0_pru1_gpi8 | PRU-ICSS0 PRU1 Data In | I | A22 |
| pr0_pru1_gpi9 | PRU-ICSS0 PRU1 Data In | I | A24 |

Table 4-46. PRU-ICSS0-PRU1/General Purpose Outputs Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| pr0_pru1_gpo0 | PRU-ICSS0 PRU1 Data Out | 0 | AD24 |
| pr0_pru1_gpo1 | PRU-ICSS0 PRU1 Data Out | 0 | AD25 |
| pr0_pru1_gpo10 | PRU-ICSS0 PRU1 Data Out | 0 | AD21 |
| pr0_pru1_gpo11 | PRU-ICSS0 PRU1 Data Out | 0 | AE22 |
| pr0_pru1_gpo12 | PRU-ICSS0 PRU1 Data Out | 0 | AD22 |
| pr0_pru1_gpo13 | PRU-ICSS0 PRU1 Data Out | 0 | AE23 |
| pr0_pru1_gpo14 | PRU-ICSS0 PRU1 Data Out | 0 | AD23 |
| pr0_pru1_gpo15 | PRU-ICSS0 PRU1 Data Out | 0 | AE24 |
| pr0_pru1_gpo16 | PRU-ICSS0 PRU1 Data Out | 0 | AE18 |
| pr0_pru1_gpo17 | PRU-ICSS0 PRU1 Data Out | 0 | AB18 |
| pr0_pru1_gpo18 | PRU-ICSS0 PRU1 Data Out | 0 | H22 |
| pr0_pru1_gpo19 | PRU-ICSS0 PRU1 Data Out | 0 | K24 |
| pr0_pru1_gpo2 | PRU-ICSS0 PRU1 Data Out | 0 | AC23 |
| pr0_pru1_gpo3 | PRU-ICSS0 PRU1 Data Out | 0 | AE21 |
| pr0_pru1_gpo4 | PRU-ICSS0 PRU1 Data Out | 0 | K25 |
| pr0_pru1_gpo5 | PRU-ICSS0 PRU1 Data Out | 0 | J24 |
| pr0_pru1_gpo6 | PRU-ICSS0 PRU1 Data Out | 0 | B23 |
| pr0_pru1_gpo7 | PRU-ICSS0 PRU1 Data Out | 0 | A23 |
| pr0_pru1_gpo8 | PRU-ICSS0 PRU1 Data Out | 0 | A22 |
| pr0_pru1_gpo9 | PRU-ICSS0 PRU1 Data Out | 0 | A24 |

Table 4-47. PRU-ICSS0/UART0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|--------------|
| pr0_uart0_cts_n | UART Clear to Send | I | P23 |
| pr0_uart0_rts_n | UART Request to Send | 0 | T22 |
| pr0_uart0_rxd | UART Receive Data | I | T21 |
| pr0_uart0_txd | UART Transmit Data | 0 | T20 |

4.3.14 PRU-ICSS1 Interface

Table 4-48. PRU-ICSS1-PRU0/General Purpose Inputs Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|---------------------------------------|----------|----------------------------|
| pr1_pru0_gpi0 | PRU-ICSS1 PRU0 Data In | I | B22 |
| pr1_pru0_gpi1 | PRU-ICSS1 PRU0 Data In | I | A21 |
| pr1_pru0_gpi10 | PRU-ICSS1 PRU0 Data In | I | E11 |
| pr1_pru0_gpi11 | PRU-ICSS1 PRU0 Data In | I | C11 |
| pr1_pru0_gpi16 | PRU-ICSS1 PRU0 Data In Capture Enable | I | B11, C24, D24, K21, L21 |
| pr1_pru0_gpi2 | PRU-ICSS1 PRU0 Data In | I | B21 |
| pr1_pru0_gpi3 | PRU-ICSS1 PRU0 Data In | I | C21 |
| pr1_pru0_gpi4 | PRU-ICSS1 PRU0 Data In | I | A20 |
| pr1_pru0_gpi5 | PRU-ICSS1 PRU0 Data In | I | B20 |
| pr1_pru0_gpi6 | PRU-ICSS1 PRU0 Data In | I | C20 |
| pr1_pru0_gpi7 | PRU-ICSS1 PRU0 Data In | I | E19 |
| pr1_pru0_gpi8 | PRU-ICSS1 PRU0 Data In | I | B9 |
| pr1_pru0_gpi9 | PRU-ICSS1 PRU0 Data In | I | F10 |

Table 4-49. PRU-ICSS1-PRU0/General Purpose Outputs Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| pr1_pru0_gpo0 | PRU-ICSS1 PRU0 Data Out | 0 | B22 |
| pr1_pru0_gpo1 | PRU-ICSS1 PRU0 Data Out | 0 | A21 |
| pr1_pru0_gpo10 | PRU-ICSS1 PRU0 Data Out | 0 | E11 |
| pr1_pru0_gpo11 | PRU-ICSS1 PRU0 Data Out | 0 | C11 |
| pr1_pru0_gpo2 | PRU-ICSS1 PRU0 Data Out | 0 | B21 |
| pr1_pru0_gpo3 | PRU-ICSS1 PRU0 Data Out | 0 | C21 |
| pr1_pru0_gpo4 | PRU-ICSS1 PRU0 Data Out | 0 | A20 |
| pr1_pru0_gpo5 | PRU-ICSS1 PRU0 Data Out | 0 | B20 |
| pr1_pru0_gpo6 | PRU-ICSS1 PRU0 Data Out | 0 | C20 |
| pr1_pru0_gpo7 | PRU-ICSS1 PRU0 Data Out | 0 | E19 |
| pr1_pru0_gpo8 | PRU-ICSS1 PRU0 Data Out | 0 | B9 |
| pr1_pru0_gpo9 | PRU-ICSS1 PRU0 Data Out | 0 | F10 |

Table 4-50. PRU-ICSS1/eCAP Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------------------|---|----------|--------------|
| pr1_ecap0_ecap_capin_apwm_o | Enhanced capture input or Auxiliary PWM out | 0 | A11, G24 |

Table 4-51. PRU-ICSS1/ECAT Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-------------------|-----------------|----------|--------------|
| pr1_edc_latch0_in | Data In | I | AE22, K22 |
| pr1_edc_latch1_in | Data In | I | AD22, L22 |
| pr1_edc_sync0_out | Data Out | 0 | L25 |
| pr1_edc_sync1_out | Data Out | 0 | J25 |
| pr1_edio_data_in0 | Data In | I | AD23 |
| pr1_edio_data_in1 | Data In | I | AE24 |
| pr1_edio_data_in2 | Data In | I | B23 |
| pr1_edio_data_in3 | Data In | I | A23 |
| pr1_edio_data_in4 | Data In | I | A22 |



Table 4-51. PRU-ICSS1/ECAT Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|--------------------|-----------------|----------|--------------|
| pr1_edio_data_in5 | Data In | I | A24 |
| pr1_edio_data_in6 | Data In | 1 | B9, C20 |
| pr1_edio_data_in7 | Data In | 1 | E19, F10 |
| pr1_edio_data_out0 | Data Out | 0 | T21 |
| pr1_edio_data_out1 | Data Out | 0 | T20 |
| pr1_edio_data_out2 | Data Out | 0 | B23 |
| pr1_edio_data_out3 | Data Out | 0 | A23 |
| pr1_edio_data_out4 | Data Out | 0 | A22 |
| pr1_edio_data_out5 | Data Out | 0 | A24 |
| pr1_edio_data_out6 | Data Out | 0 | B9, C20 |
| pr1_edio_data_out7 | Data Out | 0 | E19, F10 |
| pr1_edio_latch_in | Latch In | 1 | AE23 |
| pr1_edio_outvalid | Data Out Valid | 0 | AD18 |
| pr1_edio_sof | Start of Frame | 0 | AB25, AE17 |

Table 4-52. PRU-ICSS1/MDIO Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|---------------|
| pr1_mdio_data | MDIO Data | Ю | A17, B12, D24 |
| pr1_mdio_mdclk | MDIO CIk | 0 | A12, B17, C24 |

Table 4-53. PRU-ICSS1/MII0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| pr1_mii0_col | MII Collision Detect | 1 | A10, D25 |
| pr1_mii0_crs | MII Carrier Sense | 1 | B12, G20 |
| pr1_mii0_rxd0 | MII Receive Data bit 0 | 1 | B18 |
| pr1_mii0_rxd1 | MII Receive Data bit 1 | I | A18 |
| pr1_mii0_rxd2 | MII Receive Data bit 2 | I | B19 |
| pr1_mii0_rxd3 | MII Receive Data bit 3 | I | A19 |
| pr1_mii0_rxdv | MII Receive Data Valid | 1 | D17 |
| pr1_mii0_rxer | MII Receive Data Error | 1 | D19 |
| pr1_mii0_rxlink | MII Receive Link | I | C19, E25 |
| pr1_mii0_txd0 | MII Transmit Data bit 0 | 0 | B11, B20 |
| pr1_mii0_txd1 | MII Transmit Data bit 1 | 0 | A20, C11 |
| pr1_mii0_txd2 | MII Transmit Data bit 2 | 0 | C21, E11 |
| pr1_mii0_txd3 | MII Transmit Data bit 3 | 0 | B21, D11 |
| pr1_mii0_txen | MII Transmit Enable | 0 | A21, F11 |
| pr1_mii_mr0_clk | MII Receive Clock | I | C17 |
| pr1_mii_mt0_clk | MII Transmit Clock | 1 | B10, B22 |

Table 4-54. PRU-ICSS1/MII1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|------------------------|----------|--------------|
| pr1_mii1_col | MII Collision Detect | I | A3, F24 |
| pr1_mii1_crs | MII Carrier Sense | I | A12, A2, F23 |
| pr1_mii1_rxd0 | MII Receive Data bit 0 | I | D8 |
| pr1_mii1_rxd1 | MII Receive Data bit 1 | I | G8 |
| pr1_mii1_rxd2 | MII Receive Data bit 2 | I | B4 |

Table 4-54. PRU-ICSS1/MII1 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| pr1_mii1_rxd3 | MII Receive Data bit 3 | I | F7 |
| pr1_mii1_rxdv | MII Receive Data Valid | I | C5 |
| pr1_mii1_rxer | MII Receive Data Error | I | B3 |
| pr1_mii1_rxlink | MII Receive Link | I | C10, E24 |
| pr1_mii1_txd0 | MII Transmit Data bit 0 | 0 | E7 |
| pr1_mii1_txd1 | MII Transmit Data bit 1 | 0 | D7 |
| pr1_mii1_txd2 | MII Transmit Data bit 2 | 0 | A4 |
| pr1_mii1_txd3 | MII Transmit Data bit 3 | 0 | C6 |
| pr1_mii1_txen | MII Transmit Enable | 0 | C3 |
| pr1_mii_mr1_clk | MII Receive Clock | I | F6 |
| pr1_mii_mt1_clk | MII Transmit Clock | I | E8 |

Table 4-55. PRU-ICSS1/UART0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|--------------|
| pr1_uart0_cts_n | UART Clear to Send | I | K22, P23 |
| pr1_uart0_rts_n | UART Request to Send | 0 | L22, T22 |
| pr1_uart0_rxd | UART Receive Data | 1 | K21, T21 |
| pr1_uart0_txd | UART Transmit Data | 0 | L21, T20 |



4.3.15 QSPI Interface

Table 4-56. QSPI Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|------------------|----------|--------------|
| qspi_clk | QSPI Clock | IO | B12, Y18 |
| qspi_csn | QSPI Chip Select | 0 | A8, AA18 |
| qspi_d0 | QSPI Data | IO | A9, AE19 |
| qspi_d1 | QSPI Data | 1 | AD19, E10 |
| qspi_d2 | QSPI Data | 1 | AE20, D10 |
| qspi_d3 | QSPI Data | 1 | AD20, C10 |



4.3.16 RTC Subsystem Interface

Table 4-57. RTC Subsystem Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|--|----------|--------------|
| RTC_KALDO_ENn | Active low enable input for internal CAP_VDD_RTC voltage regulator | I | AE2 |
| RTC_PMIC_EN | PMIC Power Enable output generated from Generic RTCSS | 0 | AD6 |
| RTC_WAKEUP | External Wakeup Pin when Generic RTC is used | I | AE3 |



4.3.17 Removable Media Interfaces

Table 4-58. MMC0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------------------|----------|---------------|
| mmc0_clk | MMC/SD/SDIO Clock | Ю | D1 |
| mmc0_cmd | MMC/SD/SDIO Command | Ю | D2 |
| mmc0_dat0 | MMC/SD/SDIO Data Bus | Ю | C1 |
| mmc0_dat1 | MMC/SD/SDIO Data Bus | Ю | C2 |
| mmc0_dat2 | MMC/SD/SDIO Data Bus | Ю | B2 |
| mmc0_dat3 | MMC/SD/SDIO Data Bus | Ю | B1 |
| mmc0_dat4 | MMC/SD/SDIO Data Bus | Ю | E16 |
| mmc0_dat5 | MMC/SD/SDIO Data Bus | Ю | C14 |
| mmc0_dat6 | MMC/SD/SDIO Data Bus | Ю | D13 |
| mmc0_dat7 | MMC/SD/SDIO Data Bus | Ю | D14 |
| mmc0_pow | MMC/SD Power Switch Control | 0 | A16, R25 |
| mmc0_sdcd | SD Card Detect | I | A17, N24, R25 |
| mmc0_sdwp | SD Write Protect | I | B17, G24, L23 |

Table 4-59. MMC1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|---------------------|
| mmc1_clk | MMC/SD/SDIO Clock | Ю | B15, B17, B9, Y18 |
| mmc1_cmd | MMC/SD/SDIO Command | Ю | A14, A17, AA18, F10 |
| mmc1_dat0 | MMC/SD/SDIO Data Bus | Ю | AE19, B10, B5, D14 |
| mmc1_dat1 | MMC/SD/SDIO Data Bus | Ю | A10, A5, AD19, D13 |
| mmc1_dat2 | MMC/SD/SDIO Data Bus | Ю | AE20, B6, C14, F11 |
| mmc1_dat3 | MMC/SD/SDIO Data Bus | Ю | A6, AD20, D11, E16 |
| mmc1_dat4 | MMC/SD/SDIO Data Bus | Ю | B7, E11 |
| mmc1_dat5 | MMC/SD/SDIO Data Bus | Ю | A7, C11 |
| mmc1_dat6 | MMC/SD/SDIO Data Bus | Ю | B11, C8 |
| mmc1_dat7 | MMC/SD/SDIO Data Bus | Ю | A11, B8 |
| mmc1_sdcd | SD Card Detect | 1 | A2, N22 |
| mmc1_sdwp | SD Write Protect | 1 | K21, T21 |

Table 4-60. MMC2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|---------------------|
| mmc2_clk | MMC/SD/SDIO Clock | Ю | A12, AD21, B16, B17 |
| mmc2_cmd | MMC/SD/SDIO Command | Ю | A13, A17, AE22, B12 |
| mmc2_dat0 | MMC/SD/SDIO Data Bus | Ю | A15, AD22, C5, E11 |
| mmc2_dat1 | MMC/SD/SDIO Data Bus | Ю | AE23, C11, C16, C6 |
| mmc2_dat2 | MMC/SD/SDIO Data Bus | Ю | A4, AD23, B11, C13 |
| mmc2_dat3 | MMC/SD/SDIO Data Bus | Ю | A11, A3, AE24, D16 |
| mmc2_dat4 | MMC/SD/SDIO Data Bus | Ю | B10, E8 |
| mmc2_dat5 | MMC/SD/SDIO Data Bus | Ю | A10, F6 |
| mmc2_dat6 | MMC/SD/SDIO Data Bus | Ю | F11, F7 |
| mmc2_dat7 | MMC/SD/SDIO Data Bus | Ю | B4, D11 |
| mmc2_sdcd | SD Card Detect | I | B3, H23 |
| mmc2_sdwp | SD Write Protect | 1 | L21, T20 |

4.3.18 SPI Interfaces

Table 4-61. SPI0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|----------------|
| spi0_cs0 | SPI Chip Select | Ю | T20 |
| spi0_cs1 | SPI Chip Select | Ю | R25 |
| spi0_cs2 | SPI Chip Select | Ю | AD24, C24, E10 |
| spi0_cs3 | SPI Chip Select | Ю | A9, AD25, N24 |
| spi0_d0 | SPI Data | Ю | T22 |
| spi0_d1 | SPI Data | Ю | T21 |
| spi0_sclk | SPI Clock | Ю | P23 |

Table 4-62. SPI1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|----------------------------|
| spi1_cs0 | SPI Chip Select | Ю | A16, J25, K22, K25, M24 |
| spi1_cs1 | SPI Chip Select | Ю | D24, G24, J24, L22 |
| spi1_cs2 | SPI Chip Select | Ю | AC23, D10, N22 |
| spi1_cs3 | SPI Chip Select | Ю | AE21, C10, H23 |
| spi1_d0 | SPI Data | Ю | B14, L25, N22 |
| spi1_d1 | SPI Data | Ю | B13, H23, J25 |
| spi1_sclk | SPI Clock | Ю | D16, G24, N24 |

Table 4-63. SPI2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|-----------------|
| spi2_cs0 | SPI Chip Select | Ю | AC20, AD25, T23 |
| spi2_cs1 | SPI Chip Select | Ю | AC25, AE17 |
| spi2_cs2 | SPI Chip Select | Ю | AB19, AC23 |
| spi2_cs3 | SPI Chip Select | Ю | AA19, AC24 |
| spi2_d0 | SPI Data | Ю | AD17, AD24, P22 |
| spi2_d1 | SPI Data | Ю | AB25, AD18, P20 |
| spi2_sclk | SPI Clock | Ю | AC18, AE21, N20 |

Table 4-64. SPI3 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------------|
| spi3_cs0 | SPI Chip Select | Ю | AD21, D11, D17 |
| spi3_cs1 | SPI Chip Select | Ю | A11, B10, B18, C10 |
| spi3_d0 | SPI Data | Ю | A10, AB20, D19 |
| spi3_d1 | SPI Data | Ю | AC21, C17, F11 |
| spi3_sclk | SPI Clock | Ю | AE22, B10, C19 |

Table 4-65. SPI4 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-----------------|----------|--------------|
| spi4_cs0 | SPI Chip Select | Ю | N25 |
| spi4_cs1 | SPI Chip Select | Ю | H22 |
| spi4_d0 | SPI Data | Ю | R24 |
| spi4_d1 | SPI Data | Ю | P24 |
| spi4_sclk | SPI Clock | Ю | P25 |



4.3.19 Timer Interfaces

Table 4-66. Timer0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------------|----------|--------------|
| timer0 | Timer trigger event / PWM out | Ю | R25 |

Table 4-67. Timer1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------------|----------|--------------|
| timer1 | Timer trigger event / PWM out | Ю | G24 |

Table 4-68. Timer4 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------------|----------|--------------------|
| timer4 | Timer trigger event / PWM out | Ю | A13, A9, AB24, D24 |

Table 4-69. Timer5 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------------|----------|-------------------|
| timer5 | Timer trigger event / PWM out | Ю | B1, B17, C10, L22 |

Table 4-70. Timer6 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------------|----------|-------------------|
| timer6 | Timer trigger event / PWM out | Ю | A17, B2, D10, K22 |

Table 4-71. Timer7 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------------|----------|--------------------|
| timer7 | Timer trigger event / PWM out | Ю | C24, E10, L25, Y22 |



4.3.20 UART Interfaces

Table 4-72. UARTO Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|--------------------------|----------|--------------|
| uart0_ctsn | UART Clear to Send | I | AC24, L25 |
| uart0_dcdn | UART Data Carrier Detect | I | AD22 |
| uart0_rtsn | UART Request to Send | 0 | AD24, J25 |
| uart0_rxd | UART Receive Data | I | K25 |
| uart0_txd | UART Transmit Data | 0 | J24 |

Table 4-73. UART1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|---------------|
| uart1_ctsn | UART Clear to Send | IO | AD21, K22 |
| uart1_dcdn | UART Clear to Send | I | AD23, B1, D14 |
| uart1_dsrn | UART Request to Send | I | AE23, B2, D13 |
| uart1_dtrn | UART Receive Data | 0 | AE24, C14, C2 |
| uart1_rin | UART Transmit Data | I | AD22, C1, E16 |
| uart1_rtsn | UART Request to Send | 0 | AE22, L22 |
| uart1_rxd | UART Receive Data | IO | AB20, K21 |
| uart1_txd | UART Transmit Data | Ю | AC21, L21 |

Table 4-74. UART2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|----------------------------|
| uart2_ctsn | UART Clear to Send | Ю | A19, AB24, AD23 |
| uart2_rtsn | UART Request to Send | 0 | AE24, B19, Y22 |
| uart2_rxd | UART Receive Data | Ю | AD22, B14, D1, D14, P23 |
| uart2_txd | UART Transmit Data | Ю | AE23, B13, D13, D2, T22 |

Table 4-75. UART3 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|-------------------|
| uart3_ctsn | UART Clear to Send | Ю | A17, A18, D1, H22 |
| uart3_rtsn | UART Request to Send | 0 | B17, B18, D2, K24 |
| uart3_rxd | UART Receive Data | Ю | C14, C2, H25, R25 |
| uart3_txd | UART Transmit Data | Ю | C1, E16, G24, H24 |

Table 4-76. UART4 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|--------------|
| uart4_ctsn | UART Clear to Send | I | B1, C19 |
| uart4_rtsn | UART Request to Send | 0 | B2, D19 |
| uart4_rxd | UART Receive Data | I | A2, C16, L25 |
| uart4_txd | UART Transmit Data | 0 | B3, C13, J25 |

Table 4-77. UART5 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|----------------------|----------|--------------|
| uart5_ctsn | UART Clear to Send | I | B14, C17, C2 |
| uart5_rtsn | UART Request to Send | 0 | B13, C1, D17 |



Table 4-77. UART5 Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|--------------------|----------|--------------------|
| uart5_rxd | UART Receive Data | I | A17, B19, C17, D16 |
| uart5_txd | UART Transmit Data | 0 | A15, A16, A19, B17 |



4.3.21 USB Interfaces

Table 4-78. USB0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|--|----------|--------------|
| USB0_CE | USB0 Active high Charger Enable output | Α | W22 |
| USB0_DM | USB0 Data minus | Α | W24 |
| USB0_DP | USB0 Data plus | Α | W25 |
| USB0_DRVVBUS | USB0 Active high VBUS control output | 0 | G21 |
| USB0_ID | USB0 ID | Α | U24 |
| USB0_VBUS | USB0 VBUS | Α | U23 |

Table 4-79. USB1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|--|----------|--------------|
| USB1_CE | USB1 Active high Charger Enable output | Α | U22 |
| USB1_DM | USB1 Data minus | Α | V25 |
| USB1_DP | USB1 Data plus | Α | V24 |
| USB1_DRVVBUS | USB1 Active high VBUS control output | 0 | F25 |
| USB1_ID | USB1 ID | Α | U25 |
| USB1_VBUS | USB1 VBUS | Α | T25 |



4.3.22 eCAP Interfaces

Table 4-80. eCAP0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-------------------|---|----------|--------------|
| eCAP0_in_PWM0_out | Enhanced Capture 0 input or Auxiliary PWM0 output | Ю | G24 |

Table 4-81. eCAP1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-------------------|---|----------|---------------|
| eCAP1_in_PWM1_out | Enhanced Capture 1 input or Auxiliary PWM1 output | Ю | J24, R25, Y22 |

Table 4-82. eCAP2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-------------------|---|----------|----------------|
| eCAP2_in_PWM2_out | Enhanced Capture 2 input or Auxiliary PWM2 output | Ю | AB24, K25, M24 |

4.3.23 eHRPWM Interfaces

Table 4-83. eHRPWM0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|------------------------|--|----------|----------------------------|
| ehrpwm0A | eHRPWM0 A output. | 0 | AD25, N24, P23 |
| ehrpwm0B | eHRPWM0 B output. | 0 | AC23, N22, T22 |
| ehrpwm0_synci | Sync input to eHRPWM0 module from an external pin | I | AC21, M24, P25, T20 |
| ehrpwm0_synco | Sync Output from eHRPWM0 module to an external pin | 0 | AE18, B19, C21, C5, D11 |
| ehrpwm0_tripzone_input | eHRPWM0 trip zone input | I | AB20, H23, P24, T21 |

Table 4-84. eHRPWM1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|------------------------|-------------------------|----------|-----------------------------|
| ehrpwm1A | eHRPWM1 A output. | 0 | A18, AE20, AE21, C6, T21 |
| ehrpwm1B | eHRPWM1 B output. | | A4, AC25, AD20, B18, T20 |
| ehrpwm1_tripzone_input | eHRPWM1 trip zone input | I | A19, AD21, C3, P20 |

Table 4-85. eHRPWM2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|------------------------|-------------------------|----------|---------------|
| ehrpwm2A | eHRPWM2 A output. | 0 | B10, B22, R25 |
| ehrpwm2B | eHRPWM2 B output. | 0 | A10, A21, G24 |
| ehrpwm2_tripzone_input | eHRPWM2 trip zone input | 1 | B21, F11, T23 |

Table 4-86. eHRPWM3 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|------------------------|---|----------|--------------|
| ehrpwm3A | eHRPWM3 A output. | 0 | AC25, AE19 |
| ehrpwm3B | eHRPWM3 B output. | 0 | AB25, AD19 |
| ehrpwm3_synci | Sync input to eHRPWM3 module or sync output to external PWM | I | R24 |
| ehrpwm3_synco | Sync input to eHRPWM3 module or sync output to external PWM | 0 | AB18 |
| ehrpwm3_tripzone_input | eHRPWM3 trip zone input | I | N25 |

Table 4-87. eHRPWM4 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|------------------------|-------------------------|----------|--------------|
| ehrpwm4A | eHRPWM4 A output. | 0 | H25 |
| ehrpwm4B | eHRPWM4 B output. | 0 | H24 |
| ehrpwm4_tripzone_input | eHRPWM4 trip zone input | 1 | N20 |

Table 4-88. eHRPWM5 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|------------------------|-------------------------|----------|--------------|
| ehrpwm5A | eHRPWM5 A output. | 0 | H22 |
| ehrpwm5B | eHRPWM5 B output. | 0 | K24 |
| ehrpwm5_tripzone_input | eHRPWM5 trip zone input | I | P22 |



4.3.24 eQEP Interfaces

Table 4-89. eQEP0 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| eQEP0A_in | eQEP0A quadrature input | I | A14, L23 |
| eQEP0B_in | eQEP0B quadrature input | I | B15, K23 |
| eQEP0_index | eQEP0 index. | Ю | A13, M25 |
| eQEP0_strobe | eQEP0 strobe. | Ю | B16, L24 |

Table 4-90. eQEP1 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| eQEP1A_in | eQEP1A quadrature input | 1 | C19, D7 |
| eQEP1B_in | eQEP1B quadrature input | I | D19, E7 |
| eQEP1_index | eQEP1 index. | Ю | C17, E8 |
| eQEP1_strobe | eQEP1 strobe. | Ю | D17, F6 |

Table 4-91. eQEP2 Signal Descriptions

| SIGNAL NAME [1] | DESCRIPTION [2] | TYPE [3] | ZDN BALL [4] |
|-----------------|-------------------------|----------|--------------|
| eQEP2A_in | eQEP2A quadrature input | I | A20, E11 |
| eQEP2B_in | eQEP2B quadrature input | I | B20, C11 |
| eQEP2_index | eQEP2 index. | Ю | B11, C20 |
| eQEP2_strobe | eQEP2 strobe. | Ю | A11, E19 |



Specifications

Absolute Maximum Ratings 5.1

over junction temperature range (unless otherwise noted)(1)(2)

| | | | MIN | MAX | UNIT |
|---|---|--|--|---------|------|
| VDD_MPU | Supply voltage for the | e MPU domain | -0.5 | 1.5 | V |
| VDD_CORE | Supply voltage range | for the CORE domain | -0.5 | 1.5 | V |
| CAP_VDD_RTC ⁽³⁾ | Supply voltage range | for the RTC domain | -0.5 | 1.5 | V |
| VPP | Supply voltage range | for the FUSE ROM domain | -0.5 | 2.2 | V |
| VDDS_RTC | Supply voltage range | for the RTC domain | -0.5 | 2.1 | V |
| VDDS_OSC | Supply voltage range | for the System oscillator | -0.5 | 2.1 | V |
| VDDS_SRAM_CORE_BG | Supply voltage range | for the Core SRAM and Bandgap LDOs | -0.5 | 2.1 | V |
| VDDS_SRAM_MPU_BB | Supply voltage range | for the MPU SRAM and BB LDOs | -0.5 | 2.1 | V |
| VDDS_PLL_DDR | Supply voltage range | | -0.5 | 2.1 | V |
| VDDS_PLL_CORE_LCD | Supply voltage range | for the DPLL CORE, EXTDEV, and LCD | -0.5 | 2.1 | V |
| VDDS_PLL_MPU | Supply voltage range | for the DPLL MPU | -0.5 | 2.1 | V |
| VDDS_DDR | Supply voltage range | for the DDR IO domain | -0.5 | 2.1 | V |
| VDDS | Supply voltage range | for all dual-voltage IO domains | -0.5 | 2.1 | V |
| VDDA1P8V_USB0 | Supply voltage range | for USBPHY and DPLL PER | -0.5 | 2.1 | V |
| VDDA1P8V_USB1 | Supply voltage range | for USBPHY | -0.5 | 2.1 | V |
| VDDA_ADC0 | Supply voltage range | for ADC0 | -0.5 | 2.1 | V |
| VDDA_ADC1 | Supply voltage range | for ADC1 | -0.5 | 2.1 | V |
| VDDSHV1 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV2 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV3 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV5 | Supply voltage range | for the CLKOUT voltage domain | -0.5 | 3.8 | V |
| VDDSHV6 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV7 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV8 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV9 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV10 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDSHV11 | Supply voltage range | for the dual-voltage IO domain | -0.5 | 3.8 | V |
| VDDA3P3V_USB0 | Supply voltage range | for USBPHY | -0.5 | 4 | V |
| VDDA3P3V_USB1 | Supply voltage range | for USBPHY | -0.5 | 4 | V |
| VDDS3P3V_IOLDO | Supply voltage range | for the dual-voltage IO LDO | -0.5 | 3.8 | V |
| VDDS_CLKOUT | Supply voltage range | for CLKOUT domain | -0.5 | 2.1 | V |
| USB0_VBUS ⁽⁴⁾ | Supply voltage range | for USB VBUS comparator input | -0.5 | 5.25 | V |
| USB1_VBUS ⁽⁴⁾ | Supply voltage range | for USB VBUS comparator input | -0.5 | 5.25 | V |
| DDR_VREF | Supply voltage range HSUL_12 reference v | for the DDR3/DDR3L HSTL, LPDDR2 | -0.3 | 1.1 | V |
| Steady State Max. Voltage at all IO pins ⁽⁵⁾ | | | -0.5V to IO supply voltage | + 0.3 V | |
| USB0_ID ⁽⁶⁾ | Steady state maximus | m voltage range for the USB ID input | -0.5 | 2.1 | V |
| USB1_ID ⁽⁶⁾ | Steady state maximus | m voltage range for the USB ID input | -0.5 | 2.1 | V |
| Transient Overshoot and Undershoot specification at IO terminal | | | 20% of corresponding IO suppl up to 20% of signal period (see | | |
| Latebour Desfare (7) | Class II (405°C) | Latch-up I-test performance current-pulse injection on each IO pin | TBD | | mA |
| Latch-up Performance ⁽⁷⁾ | Class II (105°C) | Latch-up over-voltage performance voltage injection on each IO pin | TBD | | mA |



- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to their associated VSS or VSSA_x.
- (3) This supply is sourced from an internal LDO when RTC_KALDO_ENn is low. If RTC_KALDO_ENn is high, this supply must be sourced from an external power supply.
- (4) This terminal is connected to a fail-safe IO and does not have a dependence on any IO supply voltage.
- (5) This parameter applies to all IO terminals which are not fail-safe and the requirement applies to all values of IO supply voltage. For example, if the voltage applied to a specific IO supply is 0 volts the valid input voltage range for any IO powered by that supply will be -0.5 to +0.3 volts. Special attention should be applied anytime peripheral devices are not powered from the same power sources used to power the respective IO supply. It is important the attached peripheral never sources a voltage outside the valid input voltage range, including power supply ramp-up and ramp-down sequences.
- (6) This terminal is connected to analog circuits in the respective USB PHY. The circuit sources a known current while measuring the voltage to determine if the terminal is connected to VSSA_USB with a resistance less than 10 Ω or greater than 100 k Ω . The terminal should be connected to ground for USB host operation or open-circuit for USB peripheral operation, and should never be connected to any external voltage source.
- (7) For current pulse injection: Pins stressed per JEDEC JESD78D (Class II) and passed with specified I/O pin injection current and clamp voltage of 1.5 times maximum recommended I/O voltage and negative 0.5 times maximum recommended I/O voltage.

For over voltage performance:

Supplies stressed per JEDEC JESD78D (Class II) and passed specified voltage injection.

Fail-safe IO terminals are designed such they do not have dependencies on the respective IO power supply voltage. This allows external voltage sources to be connected to these IO terminals when the respective IO power supplies are turned off. The USB0_VBUS, USB1_VBUS, and DDR_RESETn are the only fail-safe IO terminals. All other IO terminals are not fail-safe and the voltage applied to them should be limited to the value defined by the **Steady State Max. Voltage at all IO pins** parameter in **Section 5.1**.




Figure 5-1. T_{overshoot} + T_{undershoot} < 20% of T_{period}

5.2 Handling Ratings

| | | | | MIN | MAX | UNIT |
|---------------------------------|---|--|----------|------|-----|------|
| T _{stg} ⁽¹⁾ | g ⁽¹⁾ Storage temperature range | | -55 | 155 | °C | |
| . Electrostatic discharge | Human Body Model (HBM), per A JS001 ⁽²⁾ | ANSI/ESDA/JEDEC | -2 | 2 | kV | |
| V _{ESD} | (ESD) performance: | Charged Device Model (CDM), per JESD22-C101 ⁽³⁾ | All pins | -500 | 500 | V |

- (1) For tape and reel the storage temperature range is [-10°C; +50°C] with a maximum relative humidity of 70%. It is recommended returning to ambient room temperature before usage.
- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 **Power-On Hours (POH)**

Table 5-1. Reliability Data⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

| OPERATING | COMMERCIAL | | INDUSTRIAL | | EXTENDED | |
|------------------------|------------------------------------|----------------------------------|------------------------------------|----------------------------------|------------------------------------|----------------------------------|
| OPERATING CONDITION | JUNCTION TEMP (T _j) | LIFETIME (POH) ⁽⁵⁾ | JUNCTION TEMP (T _j) | LIFETIME (POH) ⁽⁵⁾ | JUNCTION TEMP (T _j) | LIFETIME (POH) ⁽⁵⁾ |
| Nitro | 0°C to 90°C | TBD | -40°C to 90°C | TBD | -40°C to 105°C | TBD |
| Turbo | 0°C to 90°C | TBD | -40°C to 90°C | TBD | -40°C to 105°C | TBD |
| OPP120 | 0°C to 90°C | 100K | -40°C to 90°C | 100K | -40°C to 105°C | 100K |
| OPP100 | 0°C to 90°C | 100K | -40°C to 90°C | 100K | -40°C to 105°C | 100K |
| OPP50 | 0°C to 90°C | 100K | -40°C to 90°C | 100K | -40°C to 105°C | 100K |

⁽¹⁾ The power-on hours (POH) information in this table is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

- (2) To avoid significant degradation, the device power-on hours (POH) must be limited as described in this table.
- (3) Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.
- (4) The above notations cannot be deemed a warranty or deemed to extend or modify the warranty under TI's standard terms and conditions for TI semiconductor products.
- (5) POH = Power-on hours when the device is fully functional.



5.4 Operating Performance Points

Device operating performance points (OPPs) are defined in Table 5-2 through Table 5-4.

Table 5-2. VDD_CORE OPPs⁽¹⁾

| VDD CORE ORD | | VDD_CORE | | DDR3/DDR3L ⁽²⁾ | LPDDR2 ⁽²⁾ | 12 and 14 |
|--------------|---------|-------------|---------|---------------------------|-----------------------|------------------------|
| VDD_CORE OPP | MIN | MIN NOM MAX | | MAX DDR3/DDR3EV EPDI | | L3 and L4 |
| OPP100 | 1.056 V | 1.100 V | 1.144 V | 400 MHz | 266 MHz | 200 MHz and 100 MHz |
| OPP50 | 0.912 V | 0.950 V | 1 V | Not Supported | 133 MHz | 100 MHz and 50 MHz |

- (1) Frequencies in this table indicate maximum performance for a given OPP condition.
- (2) This parameter represents the maximum memory clock frequency. Since data is transferred on both edges of the clock, double-data rate (DDR), the maximum data rate is two times the maximum memory clock frequency defined in this table.

Table 5-3. VDD_MPU OPPs⁽¹⁾

| VDD MDU ODD | VDD_MPU | | | ADM (AO) |
|-------------|---------|---------|---------|----------|
| VDD_MPU OPP | MIN | NOM | MAX | ARM (A9) |
| Nitro | 1.272 V | 1.325 V | 1.378 V | 1 GHz |
| Turbo | 1.210 V | 1.260 V | 1.326 V | 800 MHz |
| OPP120 | 1.152 V | 1.200 V | 1.248 V | 720 MHz |
| OPP100 | 1.056 V | 1.100 V | 1.144 V | 600 MHz |
| OPP50 | 0.912 V | 0.950 V | 1.000 V | 300 MHz |

⁽¹⁾ Frequencies in this table indicate maximum performance for a given OPP condition.

Table 5-4. Valid Combinations of VDD_CORE and VDD_MPU OPPs(1)

| VDD_CORE | VDD_MPU |
|----------|---------|
| OPP50 | OPP50 |
| OPP100 | OPP50 |
| OPP100 | OPP100 |
| OPP100 | OPP120 |
| OPP100 | Turbo |
| OPP100 | Nitro |

(1) OPP combinations listed in this table have been tested. Other OPP combinations are not supported.



5.5 Recommended Operating Conditions

over junction temperature range (unless otherwise noted)

| | PARAMETER | | | None | | | |
|----------------------------------|---|-----------------|--------------------|--------------------|--------------------|------|--|
| SUPPLY NAME | DESCRIPTION | | MIN | NOM | MAX | UNIT | |
| VDD COPE | Supply voltage range for core domain; OPP | 100 | 1.056 | 1.100 | 1.144 | V | |
| VDD_CORE | Supply voltage range for core domain; OPP | 50 | 0.912 | 0.950 | 1.000 | V | |
| | Supply voltage range for MPU domain, Nitro | 0 | 1.272 | 1.325 | 1.378 | | |
| | Supply voltage range for MPU domain; Turb | 00 | 1.210 | 1.260 | 1.326 | | |
| VDD_MPU | Supply voltage range for MPU domain; OPF | P120 | 1.152 | 1.200 | 1.248 | V | |
| | Supply voltage range for MPU domain; OPF | P100 | 1.056 | 1.100 | 1.144 | | |
| | Supply voltage range for MPU domain; OPF | P50 | 0.912 | 0.950 | 1.000 | | |
| CAP_VDD_RTC(1) | Supply voltage range for RTC core domain | | 0.900 | 1.100 | 1.250 | V | |
| VDDS_RTC | Supply voltage range for RTC domain | | 1.710 | 1.800 | 1.890 | V | |
| | Supply voltage range for DDR IO domain (DDR3) | | 1.425 | 1.500 | 1.575 | | |
| VDDS_DDR | Supply voltage range for DDR IO domain (D | DDR3L) | 1.283 | 1.350 | 1.418 | V | |
| | Supply voltage range for DDR IO domain (L | .PDDR2) | 1.140 | 1.200 | 1.260 | | |
| VDDS ⁽²⁾ | Supply voltage range for all dual-voltage IO | domains | 1.710 | 1.800 | 1.890 | V | |
| VDDS_SRAM_CORE_BG | Supply voltage range for Core SRAM LDOs | , Analog | 1.710 | 1.800 | 1.890 | V | |
| VDDS_SRAM_MPU_BB | Supply voltage range for MPU SRAM LDOs | s, Analog | 1.710 | 1.800 | 1.890 | V | |
| VDDS_PLL_DDR ⁽³⁾ | Supply voltage range for DPLL DDR, Analo | g | 1.710 | 1.800 | 1.890 | V | |
| VDDS_PLL_CORE_LCD ⁽³⁾ | Supply voltage range for DPLL CORE, EXT Analog | DEV, and LCD, | 1.710 | 1.800 | 1.890 | V | |
| VDDS_PLL_MPU ⁽³⁾ | Supply voltage range for DPLL MPU, Analog | | 1.710 | 1.800 | 1.890 | V | |
| VDDS_OSC | Supply voltage range for system oscillator, Analog | | 1.710 | 1.800 | 1.890 | V | |
| VDDA1P8V_USB0 ⁽³⁾ | Supply voltage range for USBPHY and DPLL PER, Analog, 1.8V | | 1.710 | 1.800 | 1.890 | V | |
| VDDA1P8V_USB1 | Supply voltage range for USBPHY, Analog, 1.8V | | 1.710 | 1.800 | 1.890 | V | |
| VDDA3P3V_USB0 | Supply voltage range for USBPHY, Analog, 3.3V | | 3.135 | 3.300 | 3.465 | V | |
| VDDA3P3V_USB1 | Supply voltage range for USBPHY, Analog, 3.3V | | 3.135 | 3.300 | 3.465 | V | |
| VDDA_ADC0 | Supply voltage range for ADC0, Analog | | 1.710 | 1.800 | 1.890 | V | |
| VDDA_ADC1 | Supply voltage range for ADC1, Analog | | 1.710 | 1.800 | 1.890 | V | |
| | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | | |
| VDDSHV1 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | | |
| VDDSHV2 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| \ | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | | |
| VDDSHV3 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| VDDOLINE | Supply voltage range for CLKOUT voltage | 1.8-V operation | 1.710 | 1.800 | 1.890 | | |
| VDDSHV5 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| VDDCLIVC | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | | |
| VDDSHV6 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| VDD011V7 | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | | |
| VDDSHV7 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| VDDCLIVO | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | | |
| VDDSHV8 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| VDDCLIVO | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | V | |
| VDDSHV9 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | | |
| VDDCHV40 | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | W | |
| VDDSHV10 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| VDDSHV/11 | Supply voltage range for dual-voltage IO | 1.8-V operation | 1.710 | 1.800 | 1.890 | V | |
| VDDSHV11 | domain | 3.3-V operation | 3.135 | 3.300 | 3.465 | V | |
| DDR_VREF | Supply voltage range for the DDR3/DDR3L HSUL_12 reference input | HSTL, LPDDR2 | 0.49 * VDDS_DDR | 0.50 * VDDS_DDR | 0.51 * VDDS_DDR | V | |
| VDDS3P3V_IOLDO | Supply voltage range for the dual-voltage IC |) LDO | 3.135 | 3.3 | 3.465 | V | |



Recommended Operating Conditions (continued)

over junction temperature range (unless otherwise noted)

| | PARAMETER | MIN | NOM | MAX | UNIT |
|---|---|-------|-------|-------|------|
| SUPPLY NAME | DESCRIPTION | IVIIN | NOW | IVIAA | UNII |
| VDDS_CLKOUT | Supply voltage range for CLKOUT domain | 1.71 | 1.8 | 1.89 | V |
| USB0_VBUS | Voltage range for USB VBUS comparator input | 0.000 | 5.000 | 5.250 | V |
| USB1_VBUS | Voltage range for USB VBUS comparator input | 0.000 | 5.000 | 5.250 | V |
| USB0_ID | Voltage range for the USB ID input | | (4) | | V |
| USB1_ID | Voltage range for the USB ID input | | (4) | | V |
| VPP ⁽⁵⁾ | Supply voltage range for efuse programming (only applied during fuse programming) | 1.660 | 1.710 | 1.760 | ٧ |
| | Commercial Temperature | 0 | | 90 | |
| Operating Temperature Range, T _i | Industrial Temperature | -40 | | 90 | °C |
| | Extended Temperature | -40 | | 105 | |

- (1) This supply is sourced from an internal LDO when RTC_KALDO_ENn is low. If RTC_KALDO_ENn is high, this supply must be sourced from an external power supply.
- (2) VDDS should be supplied irrespective of 1.8-V or 3.3-V mode of operation of the dual-voltage IOs.
- (3) For more details on power supply requirements, see Section 5.12.2.1.1.
- (4) This terminal is connected to analog circuits in the respective USB PHY. The circuit sources a known current while measuring the voltage to determine if the terminal is connected to VSSA_USB with a resistance less than 10 Ω or greater than 100 k Ω . The terminal should be connected to ground for USB host operation or open-circuit for USB peripheral operation, and should never be connected to any external voltage source.
- (5) For normal operation, VPP should be left floating. VPP should be only applied during fuse blowing.



5.6 **Power Consumption Summary**

Table 5-5 summarizes the power consumption at the power terminals.

Note: Data provided in this table is preliminary and should be used as a guidance for supply design.

Table 5-5. Maximum Current Ratings at Power Terminals⁽¹⁾

| | PARAMETER | | | |
|----------------------------|--|------------|-----|------|
| SUPPLY NAME | DESCRIPTION | | MAX | UNIT |
| VDD CODE | Maximum current rating for the core domain; OPP100 | | TBD | mA |
| VDD_CORE | Maximum current rating for the core domain; OPP50 | | TBD | mA |
| | Maximum current rating for the MPU domain; Nitro | at 1 GHz | TBD | mA |
| | Maximum current rating for the MPU domain; Turbo | at 800 MHz | TBD | mA |
| VDD_MPU | Maximum current rating for the MPU domain; OPP120 | at 720 MHz | TBD | mA |
| | Maximum current rating for the MPU domain; OPP100 | at 600 MHz | TBD | mA |
| | Maximum current rating for the MPU domain; OPP50 | at 300 MHz | TBD | mA |
| CAP_VDD_RTC ⁽²⁾ | Maximum current rating for RTC domain and LDO output | | TBD | mA |
| VDDS_RTC | Maximum current rating for the RTC domain | | TBD | mA |
| VDDS_DDR | Maximum current rating for DDR IO domain | | TBD | mA |
| VDDS | Maximum current rating for all dual-voltage IO domains | TBD | mA | |
| VDDS_SRAM_CORE_BG | Maximum current rating for core SRAM LDOs | TBD | mA | |
| VDDS_SRAM_MPU_BB | Maximum current rating for MPU SRAM LDOs | TBD | mA | |
| VDDS_PLL_DDR | Maximum current rating for the DPLL DDR | TBD | mA | |
| VDDS_PLL_CORE_LCD | Maximum current rating for the DPLL CORE, EXTDEV, and | TBD | mA | |
| VDDS_PLL_MPU | Maximum current rating for the DPLL MPU | | | mA |
| VDDS_OSC | Maximum current rating for the system oscillator | TBD | mA | |
| VDDA1P8V_USB0 | Maximum current rating for USBPHY 1.8 V and DPLL PER | | TBD | mA |
| VDDA1P8V_USB1 | Maximum current rating for USBPHY 1.8 V | | TBD | mA |
| VDDA3P3V_USB0 | Maximum current rating for USBPHY 3.3 V | | TBD | mA |
| VDDA3P3V_USB1 | Maximum current rating for USBPHY 3.3 V | | TBD | mA |
| VDDS3P3V_IOLDO | Maximum current rating for the dual-voltage IO LDO | | TBD | mA |
| VDDA_ADC0 | Maximum current rating for ADC0 | | TBD | mA |
| VDDA_ADC1 | Maximum current rating for ADC1 | | TBD | mA |
| VDDSHV1 | Maximum current rating for dual-voltage IO domain | | TBD | mA |
| VDDSHV2 | Maximum current rating for dual-voltage IO domain | | TBD | mA |
| VDDSHV3 | Maximum current rating for dual-voltage IO domain | | TBD | mA |
| VDDSHV5 | Maximum current rating for dual-voltage IO domain | | TBD | mA |
| VDDSHV6 | Maximum current rating for dual-voltage IO domain | | TBD | mA |
| VDDSHV7 | Maximum current rating for dual-voltage IO domain | | | mA |
| VDDSHV8 | Maximum current rating for dual-voltage IO domain | | TBD | mA |
| VDDSHV9 | Maximum current rating for dual-voltage IO domain | | | mA |
| VDDSHV10 | Maximum current rating for dual-voltage IO domain | | | mA |
| VDDSHV11 | Maximum current rating for dual-voltage IO domain | | TBD | mA |
| VDDS_CLKOUT | Maximum current rating for CLKOUT domain | | TBD | mA |
| VPP | Maximum current rating for efuse programming | | TBD | mA |

⁽¹⁾ Current ratings specified in this table are worst-case estimates. Actual application power supply estimates could be lower. For more information, see the AM43xx Power Consumption Summary application report.

⁽²⁾ This supply is sourced from an internal LDO when RTC_KALDO_ENn is low. If RTC_KALDO_ENn is high, this supply must be sourced from an external power supply.



5.7 DC Electrical Characteristics

over recommended ranges of supply voltage and operating temperature (unless otherwise noted)(1)

| | PARAMETER | | MIN | NOM | MAX | UNIT |
|------------------|---|-------------------------|-------------------|-----|-----------------|------|
| | in[1:0], | | | | | |
| V_{IH} | High-level input voltage | VDDS_DDR = 1.5 V | DDR_VREF + 0.1 | | | V |
| | | VDDS_DDR = 1.35 V | DDR_VREF + 0.09 | | | V |
| V | Low level input veltage | VDDS_DDR = 1.5 V | | | DDR_VREF - 0.1 | V |
| V_{IL} | Low-level input voltage | VDDS_DDR = 1.35 V | | | DDR_VREF - 0.09 | V |
| V_{HYS} | Hysteresis voltage at an input | | | NA | | ٧ |
| V_{OH} | High-level output voltage, driver enabled, pullup or pulldown disabled | I _{OH} = 8 mA | VDDS_DDR - 0.4 | | | > |
| V_{OL} | Low-level output voltage, driver enabled, pullup or pulldown disabled | $I_{OL} = 8 \text{ mA}$ | | | 0.4 | > |
| | Input leakage current, Receiver disabled, pullup of inhibited | r pulldown | -10 | | 10 | |
| I _I | Input leakage current, Receiver disabled, pullup e | nabled | -240 | | -40 | μΑ |
| | Input leakage current, Receiver disabled, pulldown | n enabled | 40 | | 240 | |
| I _{OZ} | Total leakage current through the terminal connec receiver combination that may include a pullup or driver output is disabled and the pullup or pulldow | pulldown. The | -10 | | 10 | μA |
| | in[1:0], DDR_CKE[1:0], DDR_CK, DDR_CKn, DDR_0 31:0], DDR_DQM[3:0], DDR_DQS[3:0], DDR_DQSn[| | | | A[15:0], | |
| V_{IH} | High-level input voltage | VDDS_DDR = 1.2 V | DDR_VREF + 0.13 | | | V |
| V_{IL} | Low-level input voltage | VDDS_DDR = 1.2 V | | | DDR_VREF - 0.13 | ٧ |
| V _{HYS} | Hysteresis voltage at an input | 1 | | NA | | V |
| V _{OH} | High-level output voltage, driver enabled, pullup or pulldown disabled | I _{OH} = 8 mA | VDDS_DDR - 0.4 | | | V |
| V _{OL} | Low-level output voltage, driver enabled, pullup or pulldown disabled | I _{OL} = 8 mA | | | 0.4 | V |
| | Input leakage current, Receiver disabled, pullup of inhibited | r pulldown | -10 | | 10 | |
| l _l | Input leakage current, Receiver disabled, pullup e | nabled | -240 | | -40 | μA |
| | Input leakage current, Receiver disabled, pulldown | n enabled | 40 | | 240 | |
| l _{OZ} | Total leakage current through the terminal connec receiver combination that may include a pullup or driver output is disabled and the pullup or pulldow | pulldown. The | -10 | | 10 | μA |
| DDR_RE | SETn ⁽³⁾ | | | | | |
| V_{IH} | High-level input voltage | | | NA | | |
| V_{IL} | Low-level input voltage | | | NA | | |
| V_{HYS} | Hysteresis voltage at an input | | | NA | | |
| V _{OH} | High-level output voltage, driver enabled, pullup or pulldown disabled | $I_{OH} = 8 \text{ mA}$ | VDDS_DDR - 0.4 | | | V |
| V _{OL} | Low-level output voltage, driver enabled, pullup or pulldown disabled | $I_{OL} = 8 \text{ mA}$ | | | 0.4 | V |
| I | Input leakage current, Receiver disabled, pullup of inhibited | r pulldown | -10 | | 10 | μΑ |
| | Input leakage current, Receiver disabled, pullup e | nabled | -240 | | -24 | |
| | Input leakage current, Receiver disabled, pulldown | n enabled | 24 | | 240 | |



DC Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating temperature (unless otherwise noted)(1)

| | PARAMETER | - | MIN | NOM | MAX | UNIT |
|------------------|--|--|--------------------|------|--------------------|------|
| l _{OZ} | Total leakage current through the terminal connect receiver combination that may include a pullup or driver output is disabled and the pullup or pulldow | pulldown. The | -10 | | 10 | μA |
| RTC_PW | /RONRSTn | | | | | |
| V_{IH} | High-level input voltage | | 0.65 * VDDS_RTC | | | V |
| V_{IL} | Low-level input voltage | | | , | 0.35 * DDS_RTC/ | V |
| V_{HYS} | Hysteresis voltage at an input | | 0.065 | | | V |
| II | Input leakage current | | -1 | | 1 | μΑ |
| RTC_PM | IIC_EN | | | | | |
| V_{OH} | High-level output voltage, driver enabled, pullup or pulldown disabled | I _{OH} = 6 mA | VDDS_RTC - 0.45 | | | V |
| V _{OL} | Low-level output voltage, driver enabled, pullup or pulldown disabled | I _{OL} = 6 mA | | | 0.45 | V |
| | Input leakage current, Receiver disabled, pullup o inhibited | Input leakage current, Receiver disabled, pullup or pulldown inhibited | | | 1 | |
| I _I | Input leakage current, Receiver disabled, pullup enabled | | -200 | | -40 | μA |
| | Input leakage current, Receiver disabled, pulldown | n enabled | 40 | | 200 | |
| I _{OZ} | Total leakage current through the terminal connection of a driver-receiver combination that may include a pullup or pulldown. The driver output is disabled and the pullup or pulldown is inhibited. | | -1 | | 1 | μA |
| RTC_WA | AKEUP | | | | | |
| V _{IH} | High-level input voltage | | 0.65 * VDDS_RTC | | | V |
| V_{IL} | Low-level input voltage | | | , | 0.35 * /DDS_RTC | V |
| V_{HYS} | Hysteresis voltage at an input | | 0.15 | | | V |
| | Input leakage current, Receiver disabled, pullup o inhibited | r pulldown | -1 | | 1 | |
| l _l | Input leakage current, Receiver disabled, pullup e | nabled | -200 | | -40 | μA |
| | Input leakage current, Receiver disabled, pulldown | n enabled | 40 | | 200 | |
| TCK (VD | DSHV3 = 1.8 V) | | | | | |
| V_{IH} | High-level input voltage | | 1.45 | | | V |
| V_{IL} | Low-level input voltage | | | | 0.46 | V |
| V_{HYS} | Hysteresis voltage at an input | | 0.4 | | | V |
| | Input leakage current, Receiver disabled, pullup o inhibited | r pulldown | -8 | | 8 | |
| l _l | Input leakage current, Receiver disabled, pullup e | nabled | -161 | -100 | -52 | μΑ |
| | Input leakage current, Receiver disabled, pulldown | n enabled | 52 | 100 | 170 | |
| TCK (VD | DSHV3 = 3.3 V) | | 1 | | | |
| V_{IH} | High-level input voltage | | 2.15 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.46 | V |
| V _{HYS} | Hysteresis voltage at an input | | 0.4 | | | V |
| | Input leakage current, Receiver disabled, pullup o inhibited | r pulldown | -18 | | 18 | |
| I _I | Input leakage current, Receiver disabled, pullup enabled | | -243 | -100 | -19 | μA |
| | Input leakage current, Receiver disabled, pulldown | n enabled | 51 | 110 | 210 | |
| | RSTn (VDDSHV3 = 1.8 V or 3.3 V) ⁽⁴⁾ | | | | | |
| V _{IH} | High-level input voltage | | 1.35 | | | V |
| V_{IL} | Low-level input voltage | | | | 0.5 | V |



DC Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating temperature (unless otherwise noted)(1)

| | PARAMETER | | MIN | NOM | MAX | UNIT |
|------------------|--|------------------------|--------------------|------|--------------------|-------------|
| V _{HYS} | Hysteresis voltage at an input | | 0.07 | | | V |
| | lanut lankaga augrant | V _I = 1.8 V | | | 0.1 | |
| l _l | Input leakage current | $V_{I} = 3.3 \ V$ | | | 2 | μA |
| All other | LVCMOS pins (VDDSHVx = 1.8 V; x=1-11) | | | | | |
| V _{IH} | High-level input voltage | | 0.65 * VDDSHVx | | | V |
| V _{IL} | Low-level input voltage | | | | 0.35 * VDDSHVx | V |
| V _{HYS} | Hysteresis voltage at an input | | 0.18 | | 0.305 | V |
| V _{OH} | High-level output voltage, driver enabled, pullup or pulldown disabled | I _{OH} = 6 mA | VDDSHVx - 0.45 | | | V |
| V _{OL} | Low-level output voltage, driver enabled, pullup or pulldown disabled | I _{OL} = 6 mA | | | 0.45 | V |
| | Input leakage current, Receiver disabled, pullup or pulldown inhibited | | -8.4 | | 8.4 | |
| I | Input leakage current, Receiver disabled, pullup e | enabled | -161 | -100 | -52 | μΑ |
| | Input leakage current, Receiver disabled, pulldow | n enabled | 52 | 100 | 170 | |
| I _{OZ} | Total leakage current through the terminal connect receiver combination that may include a pullup or driver output is disabled and the pullup or pulldow | pulldown. The | -8.4 | | 8.4 | μΑ |
| All other | LVCMOS pins (VDDSHVx = 3.3 V; x=1-11) | | | | | |
| V _{IH} | High-level input voltage | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.8 | V |
| V_{HYS} | Hysteresis voltage at an input | | 0.265 | | 0.44 | ٧ |
| V _{OH} | High-level output voltage, driver enabled, pullup or pulldown disabled | I _{OH} = 6 mA | VDDSHVx - 0.45 | | | V |
| V_{OL} | Low-level output voltage, driver enabled, pullup or pulldown disabled | I _{OL} = 6 mA | | | 0.45 | V |
| | Input leakage current, Receiver disabled, pullup of inhibited | or pulldown | -18 | | 18 | |
| I _I | Input leakage current, Receiver disabled, pullup e | enabled | -243 | -100 | -19 | μA |
| | Input leakage current, Receiver disabled, pulldow | n enabled | 51 | 110 | 210 | |
| l _{OZ} | Total leakage current through the terminal connector receiver combination that may include a pullup or driver output is disabled and the pullup or pulldow | pulldown. The | -18 | | 18 | μΑ |
| XTALIN | (OSC0) | | | | | |
| V _{IH} | High-level input voltage | | 0.65 * VDDS_OSC | | | V |
| V _{IL} | Low-level input voltage | | | | 0.35 * VDDS_OSC | V |
| RTC_XT | ALIN (OSC1) | | | | | |
| V _{IH} | High-level input voltage | | 0.65 * VDDS_RTC | | | V |
| V _{IL} | Low-level input voltage | | | | 0.35 * VDDS_RTC | V |

⁽¹⁾ The interfaces or signals described in this table correspond to the interfaces or signals available in multiplexing mode 0. All interfaces or signals multiplexed on the terminals described in this table have the same DC electrical characteristics.

⁽²⁾ For mapping to the LPDDR2 interface terminal name, see the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).

⁽³⁾ The DDR_RESETn terminal supports fail-safe operation.

⁽⁴⁾ The input voltage thresholds for this input are not a function of VDDSHV3.



5.8 ADC0: Touchscreen Controller and Analog-to-Digital Subsystem Electrical Parameters

The touchscreen controller (TSC) and analog-to-digital converter (ADC) subsystem (ADC0) contains a singlechannel ADC connected to an 8:1 analog multiplexer which operates as a general-purpose ADC with optional support for interleaving TSC conversions for 4-wire, 5-wire, or 8-wire resistive panels. The ADC0 subsystem can be configured for use in one of the following applications:

- 8 general-purpose ADC channels
- 4-wire TSC with 4 general-purpose ADC channels
- 5-wire TSC with 3 general-purpose ADC channels
- 8-wire TSC

Table 5-6 summarizes the ADC0 subsystem electrical parameters.

Table 5-6. ADC0 Electrical Parameters

| PARAMETER | CONDITION | MIN | NOM | MAX | UNIT |
|----------------------------------|--|-----------------------------|-----------|-----------------------------|------|
| Analog Input | | | | | |
| ADC0_VREFP ⁽¹⁾ | | (0.5 * VDDA_ADC0) + 0.25 | | VDDA_ADC0 | V |
| ADC0_VREFN ⁽²⁾ | | 0 | | (0.5 * VDDA_ADC0) - 0.25 | V |
| ADC0_VREFP + ADC0_VF | REFN | | VDDA_ADC0 | | V |
| Full cools land Dans | Internal Voltage Reference | 0 | | VDDA_ADC0 | V |
| Full-scale Input Range | External Voltage Reference | ADC0_VREFN | | ADC0_VREFP | V |
| Differential Non-Linearity (DNL) | Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V | -1 | 0.5 | 1 | LSB |
| lata and Nagalia anita (INII) | Source impedance = 50 Ω Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V | -2 | ±1 | 2 | LSB |
| Integral Non-Linearity (INL) | Source Impedance = 1k Ω Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V | | ±1 | | LSB |
| Gain Error | Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V | | ±2 | | LSB |
| Offset Error | Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V | | ±2 | | LSB |
| Input Sampling Capacitance | | | 5.5 | | pF |
| Signal-to-Noise Ratio (SNR) | Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | | 70 | | dB |
| Total Harmonic Distortion (THD) | Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | | 75 | | dB |



Table 5-6. ADC0 Electrical Parameters (continued)

| PARAMETER | CONDITION | MIN NOM MAX | UNIT | | | |
|--|---|--|-------------------------|--|--|--|
| Spurious Free Dynamic Range | Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | 80 | dB | | | |
| Signal-to-Noise Plus Distortion | Internal Voltage Reference: VDDA_ADC0 = 1.8V External Voltage Reference: VREFP - VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | 69 | dB | | | |
| VREFP and VREFN Input Im | npedance | 20 | kΩ | | | |
| Input Impedance of AIN[7:0] ⁽³⁾ | f = input frequency | [1/((65.97 x 10 ⁻¹²) x f)] | Ω | | | |
| Sampling Dynamics | | | | | | |
| ADC Clock Frequency | | 13 | MHz | | | |
| Conversion Time | | 13 | ADC0 Clock Cycles | | | |
| Acquisition Time | | 2 257 | ADC0 Clock Cycles | | | |
| Sampling Rate ⁽⁴⁾ | ADC0 Clock = 13 MHz | 867 | kSPS | | | |
| Channel-to-Channel Isolation | า | 100 | dB | | | |
| Touchscreen Switch Drive | rs | | | | | |
| Pull-Up and Pull-Down Switch | h ON Resistance (Ron) | 2 | Ω | | | |
| Pull-Up and Pull-Down Switch Current Leakage Ileak | Source impedance = 500Ω | 0.5 | uA | | | |
| Drive Current | | 25 | mA | | | |
| Touchscreen Resistance | | 6 | kΩ | | | |
| Pen Touch Detect | | 2 | kΩ | | | |

- (1) Connect ADC0_VREFP to VDDA_ADC0 when not using a positive external reference voltage.
- (2) Connect ADC0_VREFN to VSSA_ADC when not using a negative external reference voltage.
- (3) This parameter is valid when the respective AIN terminal is configured to operate as a general-purpose ADC input.
- (4) The maximum sample rate assumes a conversion time of 13 ADC clock cycles with the acquisition time configured for the minimum of 2 ADC clock cycles, where it takes a total of 15 ADC clock cycles to sample the analog input and convert it to a positive binary weighted digital value.

5.9 **ADC1: Analog-to-Digital Subsystem Electrical Parameters**

The analog-to-digital converter (ADC) subsystem implements a basic general-purpose ADC1.

Table 5-7 summarizes the ADC1 subsystem electrical parameters.

Table 5-7. ADC1 Electrical Parameters

| PARAMETER | CONDITION | MIN | NOM | MAX | UNIT | |
|----------------------------------|---|--|--------------------|---------------------------------------|------|--|
| Analog Input | | | | | | |
| ADC1_VREFP ⁽¹⁾ | Bypass mode | (0.5 * VDDA_ADC1) + 0.25 | | VDDA_ADC1 | V | |
| ADCI_VREFP\/ | Gain mode | (0.5 * VDDA_ADC1) + 0.25 | 1.2 ⁽³⁾ | VDDA_ADC1 | V | |
| ADC1_VREFN ⁽²⁾ | Bypass mode | 0 | | (0.5 * VDDA_ADC1) - 0.25 | V | |
| ADCI_VKEFIN | Gain mode | 0 | 0.5 ⁽³⁾ | (0.5 * VDDA_ADC1) - 0.25 | V | |
| ADC1_VREFP + ADC1_VR | EFN | | VDDA_ADC1 | | V | |
| | Bypass mode, Internal Voltage Reference | 0 | | VDDA_ADC1 | V | |
| Full-scale Input Range | Bypass mode, External Voltage Reference | ADC1_VREFN | | ADC1_VREFP | V | |
| Tuil-scale input Nange | Gain mode, Internal Voltage Reference | -(VDDA_ADC1 / Gain) | | (VDDA_ADC1 / Gain) | V | |
| | Gain mode, External Voltage Reference | -((ADC1_VREFP - ADC1_VREFN) / Gain) | | ((ADC1_VREFP - ADC1_VREFN) / Gain) | V | |
| Preamp output | Gain mode (differential) | | 2.4 | | V | |
| Differential Non-Linearity (DNL) | Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V | -1 | 0.5 | 1 | LSB | |
| | GAIN_CTRLx[MSB:LSB] = 00b | | 12 | | | |
| Danagar Cair | GAIN_CTRLx[MSB:LSB] = 01b | | 14 | | | |
| Preamp Gain | GAIN_CTRLx[MSB:LSB] = 10b | | 16 | | | |
| | GAIN_CTRLx[MSB:LSB] = 11b | | 18 | | | |
| Preamp Bandwidth | Gain mode | 15 | 50 | | kHz | |
| Integral Non-Linearity (INL) | Bypass mode Source impedance = ≤ 1k Ω Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V | -2 | ±1 | 2 | LSB | |
| | Gain mode Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V | | ±1 | | LSB | |
| Gain Error | Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V | | ±2 | | LSB | |
| Offset Error | Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V | | ±2 | | LSB | |



Table 5-7. ADC1 Electrical Parameters (continued)

| PARAMETER | CONDITION | MIN NOM MAX | UNIT |
|---|--|--|------|
| Innut Consoitance | Bypass mode | 5.5 | pF |
| Input Capacitance | Gain mode | 2 | pF |
| Differential Input Impedance ⁽⁴⁾ | | 18 | kΩ |
| Signal-to-Noise Ratio (SNR) | Bypass mode Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | 70 | dB |
| | Gain mode External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.2V Input Signal: 5 kHz sine wave at Full Scale | 70 | |
| Total Harmonic Distortion (THD) | Bypass mode Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | 75 | dB |
| (THD) | Gain mode External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.2V Input Signal: 5 kHz sine wave at Full Scale | 75 | |
| Spurious Free Dynamic Range | Bypass mode Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | 80 | dB |
| J | Gain mode External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.2V Input Signal: 5 kHz sine wave at Full Scale | 80 | |
| Signal-to-Noise Plus Distortion | Bypass mode Internal Voltage Reference: VDDA_ADC1 = 1.8V External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.8V Input Signal: 30 kHz sine wave at -0.5 dB Full Scale | 69 | dB |
| | Gain mode External Voltage Reference: ADC1_VREFP - ADC1_VREFN = 1.2V Input Signal: 5 kHz sine wave at Full Scale | 69 | |
| ADC1_VREFP and ADC1_V | /REFN Input Impedance | 20 | kΩ |
| Input Impedance of ADC1_AIN[7:0] ⁽⁵⁾ | f = input frequency | [1/((65.97 x 10 ⁻¹²) x f)] | Ω |

Table 5-7. ADC1 Electrical Parameters (continued)

| PARAMETER | CONDITION | MIN NOM | MAX | UNIT |
|---------------------------------|--------------------|---------|-----|------------------------|
| Sampling Dynamics | | | | • |
| ADC Clock Frequency | | | 13 | MHz |
| Conversion Time | | 13 | | ADC Clock Cycles |
| Acquisition Time ⁽⁶⁾ | | 2 | 257 | ADC Clock Cycles |
| Sampling Rate ⁽⁷⁾ | ADC Clock = 13 MHz | | 867 | kSPS |

- (1) Connect ADC1_VREFP to VDDA_ADC1 when not using a positive external reference voltage.
- (2) Connect ADC1_VREFN to VSSA_ADC when not using a negative external reference voltage.
- (3) If the application using ADC1 requires low distortion when operating in Gain mode, the preamplifier output should be limited to ±1.2 volts differential. To get the full dynamic range of the ADC for this use case it will be necessary to provide a 0.3 volt reference for ADC1_VREFN and 1.5 volt reference for ADC1_VREFP.
- (4) The differential input impedance of each preamplifier is biased to VDDA_ADC1 divided by 2 with a 22k-50k ohm source. See the AFE Functional Description section of the device-specific TRM for more information.
- (5) This parameter is valid when the respective AIN terminal is configured to operate as a general-purpose ADC input.
- (6) The maximum sample rate of ADC1 may be reduced when using the internal preamplifiers because the preamplifier outputs require 600 ns to settle. Sample Delay must be configured to provide a minimum acquisition time of 600 ns when using the preamplifiers. An increase in acquisition time may reduce the maximum sample rate since the maximum sample rate is based on a minimum acquisition time of 2 ADC clock cycles.
 - For example, the minimum Sample Delay value should be 6 when the preamplifiers are being used with a 13 MHz ADC clock. A Sample Delay of 6 provides an acquisition time of 8 ADC clock cycles which reduces the maximum single input sample rate to 619 kSPS when the acquisition time is combined with the conversion time of 13 ADC clock cycles.
- (7) The maximum sample rate assumes a conversion time of 13 ADC clock cycles with the acquisition time configured for the minimum of 2 ADC clock cycles, where it takes a total of 15 ADC clock cycles to sample the analog input and convert it to a positive binary weighted digital value.



5.10 Thermal Resistance Characteristics for ZDN Package

Failure to maintain a junction temperature within the range specified in reduces operating lifetime, reliability, and performance—and may cause irreversible damage to the system. Therefore, the product design cycle should include thermal analysis to verify the maximum operating junction temperature of the device. It is important this thermal analysis is performed using specific system use cases and conditions. TI provides an application report to aid users in overcoming some of the existing challenges of producing a good thermal design. For more information, see *AM43xx Thermal Considerations* (literature number TBD).

Table 5-8 and Table 5-9 provide thermal characteristics for the packages used on this device.

NOTE

These tables provide simulation data and may not represent actual use-case values.

Table 5-8. Thermal Resistance Characteristics (NFBGA Package) [ZDN]: -80 Speed Grade

over operating free-air temperature range (unless otherwise noted)

| NAME | DESCRIPTION | ZDN (°C/W) ⁽¹⁾ ⁽²⁾ | AIR FLOW (m/s) ⁽¹⁾ (3) | |
|-------------------|-------------------------|---|-----------------------------------|-----|
| RΘ _{JC} | Junction-to-case | 6.46 | NA | |
| RΘ _{JB} | Junction-to-board | 10.34 | NA | |
| RΘ _{JA} | Junction-to-free air | 22.4 | 0.0 | |
| | | 18.8 | 0.5 | |
| | | 17.7 | 1.0 | |
| | | 16.7 | 2.0 | |
| | | 16.2 | 3.0 | |
| Psi _{JT} | Junction-to-package top | 1.33 | 0.0 | |
| | | | 1.39 | 0.5 |
| | | 1.44 | 1.0 | |
| | | 1.51 | 2.0 | |
| | | 1.56 | 3.0 | |
| Psi _{JB} | Junction-to-board | 10.80 | 0.0 | |
| | | 10.38 | 0.5 | |
| | | 10.26 | 1.0 | |
| | | 10.12 | 2.0 | |
| | | 10.02 | 3.0 | |

⁽¹⁾ These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements Power dissipation of 2 W and an ambient temperature of 70°C is assumed.
- 2) °C/W = degrees Celsius per watt.
- (3) m/s = meters per second.



Table 5-9. Thermal Resistance Characteristics (NFBGA Package) [ZDN]: -100 Speed Grade

over operating free-air temperature range (unless otherwise noted)

| NAME | DESCRIPTION | ZDN (°C/W) ⁽¹⁾ (| AIR FLOW (m/s) ⁽¹⁾ (3) |
|-------------------|--|--------------------------------|-----------------------------------|
| RΘ _{JC} | Junction-to-case | 7.07 | NA |
| $R\Theta_{JB}$ | Junction-to-board | 11.11 | NA |
| $R\Theta_{JA}$ | Junction-to-free air | 23.0 | 0.0 |
| | | 19.5 | 0.5 |
| | | 18.5 | 1.0 |
| | | 17.5 | 2.0 |
| | | 16.9 | 3.0 |
| Psi _{JT} | si _{JT} Junction-to-package top | 2.10 | 0.0 |
| | | 2.16 | 0.5 |
| | | 2.20 | 1.0 |
| | | 2.27 | 2.0 |
| | | 2.31 | 3.0 |
| Psi _{JB} | Junction-to-board | 11.59 | 0.0 |
| | | 11.18 | 0.5 |
| | | 11.05 | 1.0 |
| | | 10.91 | 2.0 |
| | | 10.80 | 3.0 |

⁽¹⁾ These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
- Power dissipation of 2 W and an ambient temperature of 70°C is assumed.
- °C/W = degrees Celsius per watt.
- m/s = meters per second.



5.11 External Capacitors

To improve module performance, decoupling capacitors are required to suppress the switching noise generated by high frequency and to stabilize the supply voltage. A decoupling capacitor is most effective when it is close to the device, because this minimizes the inductance of the circuit board wiring and interconnects.

5.11.1 Voltage Decoupling Capacitors

Table 5-10 summarizes the Core voltage decoupling characteristics.

5.11.1.1 Core Voltage Decoupling Capacitors

To improve module performance, decoupling capacitors are required to suppress high-frequency switching noise and to stabilize the supply voltage. A decoupling capacitor is most effective when located close to the device, because this minimizes the inductance of the circuit board wiring and interconnects.

Table 5-10. Core Voltage Decoupling Characteristics

| PARAMETER | TYP | UNIT |
|--------------------------------------|-------|------|
| C _{VDD_CORE} ⁽¹⁾ | 10.08 | μF |
| C _{VDD_MPU} ⁽²⁾ | 10.05 | μF |

⁽¹⁾ The typical value corresponds to 1 cap of 10 μF and 8 caps of 10 nF.

5.11.1.2 IO and Analog Voltage Decoupling Capacitors

Table 5-11 summarizes the power-supply decoupling capacitor recommendations.

Table 5-11. Power-Supply Decoupling Capacitor Characteristics

| PARAMETER | TYP | UNIT |
|--------------------------------------|-----|------|
| C _{VDDA_ADC0} | TBD | nF |
| C _{VDDA_ADC1} | TBD | nF |
| C _{VDDA1P8V_USB0} | TBD | nF |
| C _{CVDDA3P3V_USB0} | TBD | nF |
| C _{VDDA1P8V_USB1} | TBD | nF |
| C _{VDDA3P3V_USB1} | TBD | nF |
| C _{VDDS} ⁽¹⁾ | TBD | μF |
| C _{VDDS_DDR} ⁽²⁾ | TBD | |
| C _{VDDS_OSC} | TBD | nF |
| C _{VDDS_PLL_DDR} | TBD | nF |
| C _{VDDS_PLL_CORE_LCD} | TBD | nF |
| C _{VDDS_SRAM_CORE_BG} | TBD | nF |
| C _{VDDS_SRAM_MPU_BB} | TBD | nF |
| C _{VDDS_PLL_MPU} | TBD | nF |
| C _{VDDS_RTC} | TBD | nF |
| C _{VDDSHV1} ⁽³⁾ | TBD | μF |
| C _{VDDSHV2} ⁽³⁾ | TBD | μF |
| C _{VDDSHV3} ⁽³⁾ | TBD | μF |
| C _{VDDSHV5} ⁽³⁾ | TBD | μF |
| C _{VDDSHV6} ⁽⁴⁾ | TBD | μF |
| C _{VDDSHV7} ⁽³⁾ | TBD | μF |
| C _{VDDSHV8} ⁽³⁾ | TBD | μF |

⁽²⁾ The typical value corresponds to 1 cap of 10 μF and 5 caps of 10 nF.

Table 5-11. Power-Supply Decoupling Capacitor Characteristics (continued)

| PARAMETER | TYP | UNIT |
|--------------------------------------|-----|------|
| C _{VDDSHV9} ⁽³⁾ | TBD | μF |
| C _{VDDSHV10} ⁽³⁾ | TBD | μF |
| C _{VDDSHV11} ⁽⁴⁾ | TBD | μF |

- (1) Typical values consist of 1 cap of 10 μF and 4 caps of 10 nF.
- (2) For more details on decoupling capacitor requirements, see Section TBD when using LPDDR2 memory devices, or Section 5.12.8.2.1.3.6 and Section 5.12.8.2.1.3.7 when using DDR3 and DDR3L memory devices.
- (3) Typical values consist of 1 cap of 10 µF and 2 caps of 10 nF.
- (4) Typical values consist of 1 cap of 10 μF and 6 caps of 10 nF.

5.11.2 Output Capacitors

Internal low dropout output (LDO) regulators require external capacitors to stabilize their outputs. These capacitors should be placed as close as possible to the respective terminals of the device. Table 5-12 summarizes the LDO output capacitor recommendations.


Table 5-12. Output Capacitor Characteristics

| PARAMETER | TYP | UNIT |
|---|-----|------|
| C _{CAP_VDD_SRAM_CORE} ⁽¹⁾ | 1 | μF |
| C _{CAP_VDD_RTC} ⁽¹⁾⁽²⁾ | 1 | μF |
| C _{CAP_VDD_SRAM_MPU} ⁽¹⁾ | 1 | μF |
| C _{CAP_VBB_MPU} ⁽¹⁾ | 1 | μF |
| C _{CAP_VDDS1P8V_IOLDO} | 1 | μF |

- LDO regulator outputs should not be used as a power source for any external components.
- The CAP_VDD_RTC terminal operates as an input to the RTC core voltage domain when the RTC_KALDO_ENn terminal is high.



Figure 5-2 illustrates an example of the external capacitors.



- A. Decoupling capacitors must be placed as closed as possible to the power terminal. Choose the ground located closest to the power pin for each decoupling capacitor. In case of interconnecting powers, first insert the decoupling capacitor and then interconnect the powers.
- B. The decoupling capacitor value depends on the board characteristics.

Figure 5-2. External Capacitors



5.12 Timing and Switching Characteristics

The data provided in the following timing requirements and switching characteristics tables assumes the device is operating within the recommended operating conditions defined in Section 5.5, unless otherwise noted.

5.12.1 Power Supply Sequencing

5.12.1.1 Power Supply Slew Rate Requirement

To maintain the safe operating range of the internal ESD protection devices, it is recommended to limit the maximum slew rate of supplies to be less than 1.0E + 5 V/s. For instance, as shown in Figure 5-3, it is recommended to have the supply ramp slew for a 1.8V supply be greater than 18 µs.





Figure 5-3. Power Supply Slew and Slew Rate




5.12.1.2 Power-Up Sequencing



- A. The CAP_VDD_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC_KALDO_ENn terminal to VDDS_RTC.
 If the internal RTC LDO is disabled, CAP_VDD_RTC should be sourced from an external 1.1-V power supply. If CAP_VDD_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on VDD_CORE.
 VDDS_RTC can be ramped independent of other supplies if RTC_PMIC_EN functionality is not required. If
 - VDDS_RTC can be ramped independent of other supplies if RTC_PMIC_EN functionality is not required. If VDDS_RTC is ramped after VDD_CORE when internal RTC LDO is enabled, there might be a small amount of leakage current on VDD_CORE.
- B. RTC_PWRONRSTn should be asserted for at least 1 ms and can be released before the 32-kHz clock is stable.
- C. These supplies can be ramped together with VDDS, VDDS_CLKOUT supplies if powered from the same source only. If a USB port is not used, the respective VDDA1P8V_USB may be connected to any 1.8-V power supply and the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If a system does not have a 3.3-V supply, the VDDA3P3V_USB may be connected to ground.
- D. VDD_MPU and VDD_CORE can be supplied from the same power source if OPPs higher than OPP100 are not used.
- E. PWRONRSTn input voltage thresholds are not dependent on VDDSHV3 voltage and the terminal is not fail-safe. PWRONRSTn can accept 1.8-V or 3.3-V input levels when VDDSHV3 is configured as 3.3 V. However, PWRONRSTn can only accept 1.8 V input levels when VDDSHV3 is configured as 1.8 V. For details on this input terminal, see Section 5.7.
- F. It is required to hold the PWRONRSTn terminal low until all the supplies have ramped and the input clock CLK_M_OSC is stable.


Figure 5-4. Power Sequencing with RTC Feature Enabled, All Dual-Voltage IOs Configured as 3.3V



- A. The CAP_VDD_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC_KALDO_ENn terminal to VDDS_RTC.
 If the internal RTC LDO is disabled, CAP_VDD_RTC should be sourced from an external 1.1-V power supply. If CAP_VDD_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on VDD_CORE.
- B. RTC_PWRONRSTn should be asserted for at least 1 ms and can be released before the 32-kHz clock is stable.
- C. These supplies can be ramped together with the VDDS, VDDSHVx [x=1-11], VDDS_CLKOUT supplies if powered from the same source.
 - If a USB port is not used, the respective VDDA1P8V_USB may be connected to any 1.8-V power supply and the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If a system does not have a 3.3-V supply, the VDDA3P3V_USB may be connected to ground.
- D. VDD_MPU and VDD_CORE can be supplied from the same power source if OPPs higher than OPP100 are not used.
- E. It is required to hold the PWRONRSTn terminal low until all the supplies have ramped and the input clock CLK_M_OSC is stable.

Figure 5-5. Power Sequencing with RTC Feature Enabled, All Dual-Voltage IOs Configured as 1.8V


STRUMENTS



- A. The CAP_VDD_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC_KALDO_ENn terminal to VDDS_RTC.
 If the internal RTC LDO is disabled, CAP_VDD_RTC should be sourced from an external 1.1-V power supply. If CAP_VDD_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on VDD_CORE.
- B. RTC_PWRONRSTn should be asserted for at least 1 ms and can be released before the 32-kHz clock is stable.
- C. These supplies can be ramped together with the VDDS, VDDSHVx [x=1-11], VDDS_CLKOUT supplies if powered from the same source.
 If a USB port is not used, the respective VDDA1P8V_USB may be connected to any 1.8-V power supply and the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If a system does not have a 3.3-V supply, the VDDA3P3V_USB may be connected to ground.
- D. VDD_MPU and VDD_CORE can be supplied from the same power source if OPPs higher than OPP100 are not used.
- E. PWRONRSTn input voltage thresholds are not dependent on VDDSHV3 voltage and the terminal is not fail-safe. PWRONRSTn can accept 1.8-V or 3.3-V input levels when VDDSHV3 is configured as 3.3 V. However, PWRONRSTn can only accept 1.8 V input levels when VDDSHV3 is configured as 1.8 V. For details on this input terminal, see Section 5.7.
- F. It is required to hold the PWRONRSTn terminal low until all the supplies have ramped and the input clock CLK_M_OSC is stable.


Figure 5-6. Power Sequencing with RTC Feature Enabled, Dual-Voltage IOs Configured as 1.8V, 3.3V





- A. These supplies can be ramped together with the VDDS, VDDSHVx [x=1-11], VDDS_CLKOUT supplies if powered from the same source.
 - If a USB port is not used, the repsective VDDA1P8V_USB may be connected to any 1.8-V power supply and the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If a system does not have a 3.3-V supply, the VDDA3P3V_USB may be connected to ground.
- B. VDD_MPU and VDD_CORE can be supplied from the same power source if OPPs higher than OPP100 are not used.
- C. The CAP_VDD_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC_KALDO_ENn terminal to VDDS_RTC.
 If the internal RTC LDO is disabled, CAP_VDD_RTC should be sourced from an external 1.1-V power supply. If CAP_VDD_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on VDD_CORE.
 - VDDS_RTC can be ramped independent of other supplies if RTC_PMIC_EN functionality is not required. If VDDS_RTC is ramped after VDD_CORE when internal RTC LDO is enabled, there might be a small amount of leakage current on VDD_CORE.
- D. PWRONRSTn input voltage thresholds are not dependent on VDDSHV3 voltage and the terminal is not fail-safe. PWRONRSTn can accept 1.8-V or 3.3-V input levels when VDDSHV3 is configured as 3.3 V. However, PWRONRSTn can only accept 1.8 V input levels when VDDSHV3 is configured as 1.8 V. For details on this input terminal, see Section 5.7.
- E. It is required to hold the PWRONRSTn terminal low until all the supplies have ramped and the input clock CLK_M_OSC is stable.

Figure 5-7. Power Sequencing with RTC Feature Disabled, Dual-Voltage IOs Configured as 1.8V, 3.3V



- A. Power source supplying VDDS3P3V_IOLDO should have a supply slew of >100us. CAP_VDDS1P8V_IOLDO is the 1.8-V output of VDDA3P3V_IOLDO. VDDS, VDDS_CLKOUT terminals are powered by shorting them to CAP_VDDS1P8V_IOLDO on the board.
- B. If a USB port is not used, the repsective VDDA1P8V_USB may be connected to any 1.8-V power supply and the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If a system does not have a 3.3-V supply, the VDDA3P3V_USB may be connected to ground.
- C. VDD_MPU and VDD_CORE can be supplied from the same power source if OPPs higher than OPP100 are not used.
- D. The CAP_VDD_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC_KALDO_ENn terminal to VDDS_RTC. If the internal RTC LDO is disabled, CAP_VDD_RTC should be sourced from an external 1.1-V power supply. If CAP_VDD_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on VDD_CORE. VDDS_RTC can be ramped independent of other supplies if RTC_PMIC_EN functionality is not required. If VDDS_RTC is ramped after VDD_CORE when internal RTC LDO is enabled, there might be a small amount of
- E. PWRONRSTn input voltage thresholds are not dependent on VDDSHV3 voltage and the terminal is not fail-safe. PWRONRSTn can accept 1.8-V or 3.3-V input levels when VDDSHV3 is configured as 3.3 V. However, PWRONRSTn can only accept 1.8 V input levels when VDDSHV3 is configured as 1.8 V. For details on this input terminal, see Section 5.7.
- F. It is required to hold the PWRONRSTn terminal low until all the supplies have ramped and the input clock CLK_M_OSC is stable.

Figure 5-8. Simplified Power Sequencing with RTC Feature Disabled, Dual-Voltage IOs Configured as 3.3V

leakage current on VDD_CORE.



5.12.1.3 Power-Down Sequencing

PWRONRSTn input terminal should be taken low, which stops all internal clocks before power supplies are turned off. All other external clocks to the device should be shut off.

The preferred way to sequence power down is to have all the power supplies ramped down sequentially in the exact reverse order of the power-up sequencing. In other words, the power supply that has been ramped up first should be the last one that is ramped down. This ensures there would be no spurious current paths during the power-down sequence. The VDDS, VDDS_CLKOUT power supply must ramp down after all 3.3-V VDDSHVx [x=1-11] power supplies.

If it is desired to ramp down VDDS, VDDS_CLKOUT and VDDSHVx [x=1-11] simultaneously, it should always be ensured that the difference between VDDS, VDDS CLKOUT and VDDSHVx [x=1-11] during the entire powerdown sequence is <2 V. Any violation of this could cause reliability risks for the device. Further, it is recommended to maintain VDDS, VDDS_CLKOUT ≥1.5V as all the other supplies fully ramp down to minimize in-rush currents.

If none of the VDDSHVx [x=1-11] power supplies are configured as 3.3 V, the VDDS, VDDS_CLKOUT power supply may ramp down along with the VDDSHVx [x=1-11] supplies or after all the VDDSHVx [x=1-11] supplies have ramped down. It is recommended to maintain VDDS, VDDS CLKOUT ≥1.5V as all the other supplies fully ramp down to minimize in-rush currents.

When using simplified power-down sequence, there are no power-down requirements between the VDDS, VDDS_CLKOUT and VDDSHVx [x=1-11] supplies and are ramped down together without any reliability concerns.

128



5.12.2 Clock

5.12.2.1 PLLs

5.12.2.1.1 Digital Phase-Locked Loop Power Supply Requirements

The digital phase-locked loop (DPLL) provides all interface clocks and functional clocks to the processor of the device. The device integrates 6 different DPLLs:

- Core DPLL
- Per DPLL
- Display DPLL
- DDR DPLL
- MPU DPLL
- EXTDEV DPLL

Figure 5-9 illustrates the power supply connectivity implemented in the device. Table 5-13 provides the power supply requirements for the DPLL.




Figure 5-9. DPLL Power Supply Connectivity

Table 5-13. DPLL Power Supply Requirements

| SUPPLY NAME | DESCRIPTION | MIN | NOM | MAX | UNITS |
|-------------------|---|------|-----|------|----------|
| VDDA1P8V_USB0 | Supply voltage range for USBPHY and PER DPLL, Analog, 1.8V | 1.71 | 1.8 | 1.89 | V |
| | Max. peak-to-peak supply noise | | | 50 | mV (p-p) |
| VDDS_PLL_MPU | Supply voltage range for DPLL MPU, Analog | 1.71 | 1.8 | 1.89 | ٧ |
| | Max. peak-to-peak supply noise | | | 50 | mV (p-p) |
| VDDS_PLL_CORE_LCD | Supply voltage range for DPLL CORE, EXTDEV, and LCD, Analog | 1.71 | 1.8 | 1.89 | ٧ |
| | Max. peak-to-peak supply noise | | | 50 | mV (p-p) |
| VDDS_PLL_DDR | Supply voltage range for DPLL DDR, Analog | 1.71 | 1.8 | 1.89 | ٧ |
| | Max. peak-to-peak supply noise | | | 50 | mV (p-p) |

5.12.2.2 Input Clock Specifications

The device has two clock inputs. Each clock input passes through an internal oscillator which can be connected to an external crystal circuit (oscillator mode) or external LVCMOS square-wave digital clock source (bypass mode). The oscillators automatically operate in bypass mode when their input is connected to an external LVCMOS square-wave digital clock source. The oscillator associated with a specific clock input must be enabled when the clock input is being used in either oscillator mode or bypass mode.

The OSC1 oscillator provides a 32.768-kHz reference clock to the real-time clock (RTC) and is connected to the RTC_XTALIN and RTC_XTALOUT terminals. This clock source is referred to as the 32K oscillator (CLK_32K_RTC) in the device-specific technical reference manual. OSC1 is disabled by default after power is applied. This clock input is optional and may not be required if the RTC is configured to receive a clock from the internal 32k RC oscillator (CLK RC32K) or peripheral PLL (CLK 32KHZ) which receives a reference clock from the OSC0 input.

The OSC0 oscillator provides a 19.2-MHz, 24-MHz, 25-MHz, or 26-MHz reference clock which is used to clock all non-RTC functions and is connected to the XTALIN and XTALOUT terminals. This clock source is referred to as the master oscillator (CLK_M_OSC) in the device-specific technical reference manual. OSC0 is enabled by default after power is applied.

For more information related to recommended circuit topologies and crystal oscillator circuit requirements for these clock inputs, see Section 5.12.2.3.




5.12.2.3 Input Clock Requirements

5.12.2.3.1 OSC0 Internal Oscillator Clock Source

Figure 5-10 shows the recommended crystal circuit. It is recommended that pre-production printed circuit board (PCB) designs include the two optional resistors R_{bias} and R_{d} in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, R_{bias} is not required and R_{d} is a 0- Ω resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on pre-production PCBs.

The XTALIN terminal has a 15 - 40 k Ω internal pull-down resistor which is enabled when OSC0 is disabled. This internal resistor prevents the XTALIN terminal from floating to an invalid logic level which may increase leakage current through the oscillator input buffer.



- A. Oscillator components (Crystal, C₁, C₂, optional R_{bias} and R_d) must be located close to the package. Parasitic capacitance to the printed circuit board (PCB) ground and other signals should be minimized to reduce noise coupled into the oscillator. The external crystal component grounds should be connected to the VSS_OSC terminal. The VSS_OSC terminal should be connected to the PCB ground plane as close as possible to the device.
- B. C₁ and C₂ represent the total capacitance of the respective PCB trace, load capacitor, and other components (excluding the crystal) connected to each crystal terminal. The value of capacitors C₁ and C₂ should be selected to provide the total load capacitance, C_L, specified by the crystal manufacturer. The total load capacitance is C_L = [(C₁*C₂)/(C₁+C₂)] + C_{shunt}, where C_{shunt} is the crystal shunt capacitance (C₀) specified by the crystal manufacturer plus any mutual capacitance (C_{pkg} + C_{PCB}) seen across the XTALIN and XTALOUT signals. For recommended values of crystal circuit components, see Table 5-14.

Figure 5-10. OSC0 Crystal Circuit Schematic



Table 5-14. OSC0 Crystal Circuit Requirements

| NAME | DESCRIPTION | | MIN | TYP | MAX | UNIT |
|--------------------|---|--|-------|---------------------------------|------|------|
| f _{xtal} | Crystal parallel resonance frequency | Fundamental mode oscillation only | | 19.2, 24.0, 25.0, or 26.0 | | MHz |
| | Crystal frequency stability and tolerance | | -50.0 | | 50.0 | ppm |
| C _{C1} | C ₁ capacitance | | 12.0 | | 24.0 | pF |
| C _{C2} | C ₂ capacitance | | 12.0 | | 24.0 | pF |
| C _{shunt} | Shunt capacitance | | | | 5.0 | pF |
| ESR | Crystal effective series resistance | f_{xtal} = 19.2 MHz, oscillator has nominal negative resistance of 272 Ω and worst-case negative resistance of 163 Ω | | | 54.4 | Ω |
| | | f_{xtal} = 24.0 MHz, oscillator has nominal negative resistance of 240 Ω and worst-case negative resistance of 144 Ω | | | 48.0 | Ω |
| | | $f_{xtal} = 25.0 \text{ MHz}, \text{ oscillator has nominal} \\ \text{negative resistance of } 233 \ \Omega \text{ and worst-} \\ \text{case negative resistance of } 140 \ \Omega \\$ | | | 46.6 | Ω |
| | | $f_{xtal} = 26.0 \text{ MHz}, \text{ oscillator has nominal} \\ \text{negative resistance of } 227 \ \Omega \text{ and worst-} \\ \text{case negative resistance of } 137 \ \Omega \\$ | | | 45.3 | Ω |

Table 5-15. OSC0 Crystal Circuit Characteristics

| NAME | DESCRIPTION | ESCRIPTION | | | MAX | UNIT |
|-------------------|-------------------------------|---|--|---|-----|------|
| C _{pkg} | Shunt capacitance of package | ZDN package | | 0.01 | | |
| P _{xtal} | typical crystal power dissipa | R, f _{xtal} , and C _L should be used to yield a tion value. Using the maximum values C _L parameters yields a maximum power | | $P_{xtal} = 0.5 \text{ ESR } (2 \text{ m f}_{xtal} \\ C_{L} \text{ VDDS_OSC})^{2}$ | | |
| t _{sX} | Start-up time | | | 1.5 | | ms |




Figure 5-11. OSC0 Start-up Time



5.12.2.3.2 OSC0 LVCMOS Digital Clock Source

Figure 5-12 shows the recommended oscillator connections when OSC0 is connected to an LVCMOS square-wave digital clock source. The LVCMOS clock source is connected to the XTALIN terminal. In this mode of operation, the XTALOUT terminal should not be used to source any external components. The printed circuit board design should provide a mechanism to disconnect the XTALOUT terminal from any external components or signal traces that may couple noise into OSC0 via the XTALOUT terminal.

The XTALIN terminal has a 15 - 40 k Ω internal pull-down resistor which is enabled when OSC0 is disabled. This internal resistor prevents the XTALIN terminal from floating to an invalid logic level which may increase leakage current through the oscillator input buffer.




Figure 5-12. OSC0 LVCMOS Circuit Schematic

Table 5-16. OSC0 LVCMOS Reference Clock Requirements


| NAME | DESCRIPTION | MIN | TYP | MAX | UNIT |
|--------------------------|---|-----|------------------------|-----|------|
| f _(XTALIN) | Frequency, LVCMOS reference clock | | 19.2, 24, 25, or 26 | | MHz |
| | Frequency, LVCMOS reference clock stability and tolerance (1) | -50 | | 50 | ppm |
| t _{dc(XTALIN)} | Duty cycle, LVCMOS reference clock period | 45 | | 55 | % |
| t _{jpp(XTALIN)} | Jitter peak-to-peak, LVCMOS reference clock period | -1 | | 1 | % |
| t _{R(XTALIN)} | Time, LVCMOS reference clock rise | | | 5 | ns |
| t _{F(XTALIN)} | Time, LVCMOS reference clock fall | | | 5 | ns |

⁽¹⁾ Initial accuracy, temperature drift, and aging effects should be combined when evaluating a reference clock for this requirement.

5.12.2.3.3 OSC1 Internal Oscillator Clock Source

Figure 5-13 shows the recommended crystal circuit for OSC1 of the package. It is recommended that preproduction printed circuit board (PCB) designs include the two optional resistors R_{bias} and R_d in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, R_{bias} is not required and R_d is a 0-Ω resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on pre-production PCBs.

The RTC_XTALIN terminal has a 10 - 40 k Ω internal pull-up resistor which is enabled when OSC1 is disabled. This internal resistor prevents the RTC_XTALIN terminal from floating to an invalid logic level which may increase leakage current through the oscillator input buffer.



- Oscillator components (Crystal, C_1 , C_2 , optional R_{bias} and R_{d}) must be located close to the package. Parasitic capacitance to the printed circuit board (PCB) ground and other signals should be minimized to reduce noise coupled into the oscillator.
- C₁ and C₂ represent the total capacitance of the respective PCB trace, load capacitor, and other components (excluding the crystal) connected to each crystal terminal. The value of capacitors C1 and C2 should be selected to provide the total load capacitance, CL, specified by the crystal manufacturer. The total load capacitance is CL = $[(C_1*C_2)/(C_1+C_2)] + C_{shunt}$, where C_{shunt} is the crystal shunt capacitance (C_0) specified by the crystal manufacturer plus any mutual capacitance (C_{pkg} + C_{PCB}) seen across the RTC_XTALIN and RTC_XTALOUT signals. For recommended values of crystal circuit components, see Table 5-17.

Figure 5-13. OSC1 Crystal Circuit Schematic

Table 5-17. OSC1 Crystal Circuit Requirements

| NAME | DESCRIPTION | | MIN | TYP | MAX | UNIT |
|--------------------|---|--|-------|--------|------|------|
| f _{xtal} | Crystal parallel resonance frequency | Fundamental mode oscillation only | | 32.768 | | kHz |
| | Crystal frequency stability and tolerance | Maximum RTC error = 10.512 minutes per year | -20.0 | | 20.0 | ppm |
| | | Maximum RTC error = 26.28 minutes per year | -50.0 | | 50.0 | ppm |
| C _{C1} | C ₁ capacitance | | 12.0 | | 24.0 | pF |
| C _{C2} | C ₂ capacitance | | 12.0 | | 24.0 | pF |
| C _{shunt} | Shunt capacitance | | | | 1.5 | pF |
| ESR | Crystal effective series resistance | f_{xtal} = 32.768 kHz, oscillator has nominal negative resistance of 725 kΩ and worst-case negative resistance of 250 kΩ | | | 80 | kΩ |

Table 5-18. OSC1 Crystal Circuit Characteristics

| NAME | DESCRIPTION | | MIN | TYP MAX | UNIT |
|-----------|------------------------------|-------------|-----|---------|------|
| C_{pkg} | Shunt capacitance of package | ZDN package | | 0.17 | pF |



Table 5-18. OSC1 Crystal Circuit Characteristics (continued)

| NAME | DESCRIPTION | MIN | TYP | MAX | UNIT |
|-------------------|---|-----|-------------------------------------|--|------|
| P _{xtal} | The actual values of the ESR, f_{xtal} , and C_L should be used to yield a typical crystal power dissipation value. Using the maximum values specified for ESR, f_{xtal} , and C_L parameters yields a maximum power dissipation value. | | $P_{xtal} = 0.5 ESI$ $C_L VDDS_{-}$ | R (2 π f _{xtal} _RTC) ² | |
| t_{sX} | Start-up time | | 2 | | s |




Figure 5-14. OSC1 Start-up Time



5.12.2.3.4 OSC1 LVCMOS Digital Clock Source

Figure 5-15 shows the recommended oscillator connections when OSC1 of the package is connected to an LVCMOS square-wave digital clock source. The LVCMOS clock source is connected to the RTC_XTALIN terminal. In this mode of operation, the RTC_XTALOUT terminal should not be used to source any external components. The printed circuit board design should provide a mechanism to disconnect the RTC_XTALOUT terminal from any external components or signal traces that may couple noise into OSC1 via the RTC XTALOUT terminal.

The RTC_XTALIN terminal has a 10 - 40 kΩ internal pull-up resistor which is enabled when OSC1 is disabled. This internal resistor prevents the RTC_XTALIN terminal from floating to an invalid logic level which may increase leakage current through the oscillator input buffer.




Figure 5-15. OSC1 LVCMOS Circuit Schematic

Table 5-19. OSC1 LVCMOS Reference Clock Requirements

| NAME | DESCRIPTION | | MIN | TYP | MAX | UNIT |
|------------------------------|--|---|-----|--------|-----|------|
| f _(RTC_XTALIN) | XTALIN) Frequency, LVCMOS reference clock | | | 32.768 | | kHz |
| | Frequency, LVCMOS reference clock stability and tolerance ⁽¹⁾ | Maximum RTC error = 10.512 minutes/year | -20 | | 20 | ppm |
| | | Maximum RTC error = 26.28 minutes/year | -50 | | 50 | ppm |
| t _{dc(RTC_XTALIN)} | Duty cycle, LVCMOS reference clock period | | 45 | | 55 | % |
| t _{jpp(RTC_XTALIN)} | Jitter peak-to-peak, LVCMOS reference clos | ck period | -1 | | 1 | % |
| t _{R(RTC_XTALIN)} | Time, LVCMOS reference clock rise | | | | 5 | ns |
| t _{F(RTC_XTALIN)} | Time, LVCMOS reference clock fall | | | | 5 | ns |

⁽¹⁾ Initial accuracy, temperature drift, and aging effects should be combined when evaluating a reference clock for this requirement.

5.12.2.3.5 OSC1 Not Used

Figure 5-16 shows the recommended oscillator connections when OSC1 is not used. An internal 10 kΩ pull-up on the RTC XTALIN terminal is turned on when OSC1 is disabled to prevent this input from floating to an invalid logic level which may increase leakage current through the oscillator input buffer. OSC1 is disabled by default after power is applied. Therefore, both RTC XTALIN and RTC XTALOUT terminals should be a no connect (NC) when OSC1 is not used.

For more information on disabling OSC1, see the device-specific technical reference manual.






Figure 5-16. OSC1 Not Used Schematic

5.12.2.4 Output Clock Specifications

The device has two clock output signals. The CLKOUT1 signal can be configured to output the master oscillator (CLK_M_OSC), EXTDEV_PLL, 32-kHz, or several other internal clocks. See the device-specific TRM for more details. The CLKOUT2 signal can be configured to output the OSC1 input clock, which is referred to as the 32K oscillator (CLK_32K_RTC) in the device-specific technical reference manual, or four other internal clocks. For more information related to configuring these clock output signals, see the *CLKOUT Signals* section of the device-specific technical reference manual.

5.12.2.5 Output Clock Characteristics

5.12.2.5.1 CLKOUT1

The CLKOUT1 signal can be output on the XDMA_EVENT_INTR0 terminal. This terminal connects to one of seven internal signals via configurable multiplexers. The XDMA_EVENT_INTR0 multiplexer must be configured for Mode 3 to connect the CLKOUT1 signal to the XDMA_EVENT_INTR0 terminal.

The default reset configuration of the XDMA_EVENT_INTR0 multiplexer is selected by the logic level applied to the DSS_HSYNC terminal on the rising edge of PWRONRSTn. The XDMA_EVENT_INTR0 multiplexer is configured to Mode 7 if the DSS_HSYNC terminal is low on the rising edge of PWRONRSTn or Mode 3 if the DSS_HSYNC terminal is high on the rising edge of PWRONRSTn. This allows the CLKOUT1 signal to be output on the XDMA_EVENT_INTR0 terminal without software intervention. In this mode, the output is held low while PWRONRSTn is active and begins to toggle after PWRONRSTn is released.

5.12.2.5.2 CLKOUT2

The CLKOUT2 signal can be output on the XDMA_EVENT_INTR1 terminal. This terminal connects to one of seven internal signals via configurable multiplexers. The XDMA_EVENT_INTR1 multiplexer must be configured for Mode 3 to connect the CLKOUT2 signal to the XDMA_EVENT_INTR1 terminal.

The default reset configuration of the XDMA_EVENT_INTR1 multiplexer is always Mode 7. Software must configure the XDMA_EVENT_INTR1 multiplexer to Mode 3 for the CLKOUT2 signal to be output on the XDMA EVENT INTR1 terminal.

5.12.3 Timing Parameters and Board Routing Analysis

The timing parameter values specified in this data manual do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing or decreasing such delays. TI recommends utilizing the available IO buffer information specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic hardware such as buffers may be used to compensate any timing differences.

The timing parameter values specified in this data manual assume the SLEWCTRL bit in each pad control register is configured for fast mode (0b).

For the LPDDR2, DDR3, and DDR3L memory interfaces, it is *not* necessary to use the IBIS models to analyze timing characteristics. TI provides a PCB routing rules solution that describes the routing rules to ensure the memory interface timings are met.



5.12.4 Recommended Clock and Control Signal Transition Behavior

All clocks and control signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

138



5.12.5 Controller Area Network (CAN)

For more information, see the Controller Area Network (CAN) section of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.

5.12.5.1 DCAN Electrical Data and Timing

Table 5-20. Timing Requirements for DCANx Receive

(see Figure 5-17)

| NO. | | | | P100 | OF | P50 | UNIT |
|-----|-------------------------|----------------------------------|----------------------|----------------------|----------------------|----------------------|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| | f _{baud(baud)} | Maximum programmable baud rate | | 1 | | 1 | Mbps |
| 1 | t _{w(RX)} | Pulse duration, receive data bit | H - 2 ⁽¹⁾ | H + 2 ⁽¹⁾ | H + 2 ⁽¹⁾ | H + 2 ⁽¹⁾ | ns |

⁽¹⁾ H = period of baud rate, 1/programmed baud rate.

Table 5-21. Switching Characteristics for DCANx Transmit

(see Figure 5-17)

| NO. | | PARAMETER | OP | P100 | OP | P50 | UNIT |
|-----|-------------------------|-----------------------------------|----------------------|----------------------|----------------------|----------------------|------|
| NO. | | PARAMETER | MIN | MAX | MIN | MAX | UNII |
| | f _{baud(baud)} | Maximum programmable baud rate | | 1 | | 1 | Mbps |
| 2 | t _{w(TX)} | Pulse duration, transmit data bit | H - 2 ⁽¹⁾ | H + 2 ⁽¹⁾ | H - 2 ⁽¹⁾ | H + 2 ⁽¹⁾ | ns |

(1) H = period of baud rate, 1/programmed baud rate.




Figure 5-17. DCANx Timings



5.12.6 **DMTimer**

5.12.6.1 DMTimer Electrical Data and Timing

Table 5-22. Timing Requirements for DMTimer [1-11]

(see Figure 5-18)

| NO. | | | MIN | MAX | UNIT |
|-----|------------------------|--------------------|---------------------|-----|------|
| 1 | t _{c(TCLKIN)} | Cycle time, TCLKIN | 4P+1 ⁽¹⁾ | | ns |

(1) P = period of PICLKOCP (interface clock).

Table 5-23. Switching Characteristics for DMTimer [4-7]

(see Figure 5-18)

| NO. | | PARAMETER | MIN MA | XX UNIT |
|-----|-------------------------|----------------------|---------------------|---------|
| 2 | t _{w(TIMERxH)} | Pulse duration, high | 4P-3 ⁽¹⁾ | ns |
| 3 | t _{w(TIMERxL)} | Pulse duration, low | 4P-3 ⁽¹⁾ | ns |

(1) P = period of PICLKTIMER (functional clock).



Figure 5-18. Timer Timing



5.12.7 Ethernet Media Access Controller (EMAC) and Switch

5.12.7.1 Ethernet MAC and Switch Electrical Data and Timing

The Ethernet MAC and Switch implemented in the device supports GMII mode, but the design does not pin out 9 of the 24 GMII signals. This was done to reduce the total number of package terminals. Therefore, the device does not support GMII mode. MII mode is supported with the remaining GMII signals.

The AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual and this document may reference internal signal names when discussing peripheral input and output signals since many of the package terminals can be multiplexed to one of several peripheral signals. For example, the terminal names for port 1 of the Ethernet MAC and switch have been changed from GMII to MII to indicate their Mode 0 function, but the internal signal is named GMII. However, documents that describe the Ethernet switch reference these signals by their internal signal name. For a cross-reference of internal signal names to terminal names, see Table 4-10.

Operation of the Ethernet MAC and switch in RGMII mode is not supported for OPP50.

Table 5-24. Ethernet MAC and Switch Timing Conditions

| | TIMING CONDITION PARAMETER | MIN TYP | MAX | UNIT | | |
|-------------------|----------------------------|------------------|------------------|------|--|--|
| Input Con | ditions | | | | | |
| t _R | Input signal rise time | 1 ⁽¹⁾ | 5 ⁽¹⁾ | ns | | |
| t _F | Input signal fall time | 1 ⁽¹⁾ | 5 ⁽¹⁾ | ns | | |
| Output Co | Output Condition | | | | | |
| C _{LOAD} | Output load capacitance | 3 | 30 | pF | | |

⁽¹⁾ Except when specified otherwise.

5.12.7.1.1 Ethernet MAC/Switch MDIO Electrical Data and Timing

Table 5-25. Timing Requirements for MDIO_DATA

(see Figure 5-19)

| NO. | | | MIN | TYP | MAX | UNIT |
|-----|---------------------------|--|-----|-----|-----|------|
| 1 | t _{su(MDIO-MDC)} | Setup time, MDIO valid before MDC high | 90 | | | ns |
| 2 | t _{h(MDIO-MDC)} | Hold time, MDIO valid from MDC high | 0 | | | ns |




Figure 5-19. MDIO_DATA Timing - Input Mode

Table 5-26. Switching Characteristics for MDIO_CLK

(see Figure 5-20)

| NO. | | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|----------------------|--------------------------|-----|-----|-----|------|
| 1 | t _{c(MDC)} | Cycle time, MDC | 400 | | | ns |
| 2 | t _{w(MDCH)} | Pulse duration, MDC high | 160 | | | ns |
| 3 | t _{w(MDCL)} | Pulse duration, MDC low | 160 | | | ns |
| 4 | t _{t(MDC)} | Transition time, MDC | | | 5 | ns |






Figure 5-20. MDIO_CLK Timing

Table 5-27. Switching Characteristics for MDIO_DATA

(see Figure 5-21)

| NO. | | PARAMETER | | TYP | MAX | UNIT |
|-----|--------------------------|------------------------------------|----|-----|-----|------|
| 1 | t _{d(MDC-MDIO)} | Delay time, MDC high to MDIO valid | 10 | | 390 | ns |




Figure 5-21. MDIO_DATA Timing - Output Mode

5.12.7.1.2 Ethernet MAC and Switch MII Electrical Data and Timing

Table 5-28. Timing Requirements for GMII[x]_RXCLK - MII Mode

(see Figure 5-22)

| NO. | | | 10 Mbps | | | 100 Mbps | | | UNIT |
|-----|-------------------------|-----------------------------|---------|-----|-------|----------|-----|--------|------|
| NO. | | | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| 1 | t _{c(RX_CLK)} | Cycle time, RX_CLK | 399.96 | 40 | 00.04 | 39.996 | | 40.004 | ns |
| 2 | t _{w(RX_CLKH)} | Pulse Duration, RX_CLK high | 140 | | 260 | 14 | | 26 | ns |
| 3 | t _{w(RX_CLKL)} | Pulse Duration, RX_CLK low | 140 | | 260 | 14 | | 26 | ns |
| 4 | t _{t(RX CLK)} | Transition time, RX_CLK | | | 5 | | | 5 | ns |




Figure 5-22. GMII[x]_RXCLK Timing - MII Mode



Table 5-29. Timing Requirements for GMII[x]_TXCLK - MII Mode

(see Figure 5-23)

| NO. | | | 10 Mbps | | | | UNIT | | |
|-----|-------------------------|-----------------------------|---------|-----|--------|--------|------|--------|------|
| NO. | | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| 1 | t _{c(TX_CLK)} | Cycle time, TX_CLK | 399.96 | | 400.04 | 39.996 | | 40.004 | ns |
| 2 | t _{w(TX_CLKH)} | Pulse Duration, TX_CLK high | 140 | | 260 | 14 | | 26 | ns |
| 3 | t _{w(TX_CLKL)} | Pulse Duration, TX_CLK low | 140 | | 260 | 14 | | 26 | ns |
| 4 | t _{t(TX_CLK)} | Transition time, TX_CLK | | | 5 | | | 5 | ns |




Figure 5-23. GMII[x]_TXCLK Timing - MII Mode

Table 5-30. Timing Requirements for GMII[x]_RXD[3:0], GMII[x]_RXDV, and GMII[x]_RXER - MII Mode

(see Figure 5-24)

| NO. | | | | 10 Mbps | | 1 | 00 Mbps | | UNIT |
|-----|-------------------------------|--|-----|---------|-----|-----|---------|-----|------|
| NO. | | | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| | t _{su(RXD-RX_CLK)} | Setup time, RXD[3:0] valid before RX_CLK | | | | | | | |
| 1 | t _{su(RX_DV-RX_CLK)} | Setup time, RX_DV valid before RX_CLK | 8 | | | 8 | | | ns |
| | t _{su(RX_ER-RX_CLK)} | Setup time, RX_ER valid before RX_CLK | | | | | | | |
| | t _{h(RX_CLK-RXD)} | Hold time RXD[3:0] valid after RX_CLK | | | | | | | |
| 2 | t _{h(RX_CLK-RX_DV)} | Hold time RX_DV valid after RX_CLK | 8 | | | 8 | | | ns |
| | t _{h(RX_CLK-RX_ER)} | Hold time RX_ER valid after RX_CLK | | | | | | | |




Figure 5-24. GMII[x]_RXD[3:0], GMII[x]_RXDV, GMII[x]_RXER Timing - MII Mode

Table 5-31. Switching Characteristics for GMII[x]_TXD[3:0], and GMII[x]_TXEN - MII Mode

(see Figure 5-25)

| NO. | | PARAMETER | | 10 Mbps | | 1 | 00 Mbps | | UNIT |
|-----|------------------------------|---|-----|---------|-----|-----|---------|-----|------|
| NO. | O. PARAMETER | | MIN | TYP | MAX | MIN | TYP | MAX | ONII |
| 4 | t _{d(TX_CLK-TXD)} | Delay time, TX_CLK high to TXD[3:0] valid | 5 | | 0E | _ | | 25 | |
| ' | t _{d(TX_CLK-TX_EN)} | Delay time, TX_CLK to TX_EN valid | | 5 | | 25 | 5 | | 25 |




Figure 5-25. GMII[x]_TXD[3:0], GMII[x]_TXEN Timing - MII Mode



5.12.7.1.3 Ethernet MAC and Switch RMII Electrical Data and Timing

Table 5-32. Timing Requirements for RMII[x]_REFCLK - RMII Mode

(see Figure 5-26)

| NO. | | | MIN | TYP MAX | UNIT |
|-----|--------------------------|------------------------------|--------|---------|------|
| 1 | t _{c(REF_CLK)} | Cycle time, REF_CLK | 19.999 | 20.001 | ns |
| 2 | t _{w(REF_CLKH)} | Pulse Duration, REF_CLK high | 7 | 13 | ns |
| 3 | t _{w(REF_CLKL)} | Pulse Duration, REF_CLK low | 7 | 13 | ns |




Figure 5-26. RMII[x]_REFCLK Timing - RMII Mode

Table 5-33. Timing Requirements for RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RXER - RMII Mode (see Figure 5-27)

| NO. | | | MIN | TYP MA | X UNIT |
|-----|---------------------------------|---|-----|--------|--------|
| | t _{su(RXD-REF_CLK)} | Setup time, RXD[1:0] valid before REF_CLK | | | |
| 1 | t _{su(CRS_DV-REF_CLK)} | Setup time, CRS_DV valid before REF_CLK | 4 | | ns |
| | t _{su(RX_ER-REF_CLK)} | Setup time, RX_ER valid before REF_CLK | | | |
| | t _{h(REF_CLK-RXD)} | Hold time RXD[1:0] valid after REF_CLK | | | |
| 2 | t _{h(REF_CLK-CRS_DV)} | Hold time, CRS_DV valid after REF_CLK | 2 | | ns |
| | th(REF CLK-RX ER) | Hold time, RX_ER valid after REF_CLK | | | |




Figure 5-27. RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RXER Timing - RMII Mode



Table 5-34. Switching Characteristics for RMII[x]_TXD[1:0], and RMII[x]_TXEN - RMII Mode

(see Figure 5-28)

| NO. | | PARAMETER | MIN | TYP MAX | UNIT |
|-----|------------------------------|--|-----|---------|------|
| 4 | t _{d(REF_CLK-TXD)} | Delay time, REF_CLK high to TXD[1:0] valid | 2 | 14.2 | 20 |
| ' | t _{d(REF_CLK-TXEN)} | Delay time, REF_CLK to TXEN valid | 2 | 14.2 | ns |
| 2 | t _{r(TXD)} | Rise time, TXD outputs | 4 | E | 9 |
| 2 | t _{r(TX_EN)} | Rise time, TX_EN output | I | э | ns |
| 2 | t _{f(TXD)} | Fall time, TXD outputs | 1 | E | 20 |
| 3 | t _{f(TX_EN)} | Fall time, TX_EN output | 1 | 5 | ns |




Figure 5-28. RMII[x]_TXD[1:0], RMII[x]_TXEN Timing - RMII Mode



5.12.7.1.4 Ethernet MAC and Switch RGMII Electrical Data and Timing

Table 5-35. Timing Requirements for RGMII[x]_RCLK - RGMII Mode

(see Figure 5-29)

www.ti.com

| NO. | | | 10 Mbps | | | 100 Mbps | | | 1000 Mbps | | | UNIT |
|-----|----------------------|--------------------------|---------|-------|------|----------|-----|------|-----------|-----|------|------|
| NO. | | | MIN | TYP M | X MI | N | TYP | MAX | MIN | TYP | MAX | UNII |
| 1 | t _{c(RXC)} | Cycle time, RXC | 360 | 4 | 10 3 | 86 | | 44 | 7.2 | | 8.8 | ns |
| 2 | t _{w(RXCH)} | Pulse duration, RXC high | 160 | 2 | 10 1 | 6 | | 24 | 3.6 | | 4.4 | ns |
| 3 | t _{w(RXCL)} | Pulse duration, RXC low | 160 | 2 | 10 1 | 6 | | 24 | 3.6 | | 4.4 | ns |
| 4 | t _{t(RXC)} | Transition time, RXC | | 0. | 75 | | | 0.75 | | | 0.75 | ns |





Figure 5-29. RGMII[x]_RCLK Timing - RGMII Mode

Table 5-36. Timing Requirements for RGMII[x]_RD[3:0], and RGMII[x]_RCTL - RGMII Mode

(see Figure 5-30)

| NO | | | | 0 Mbps | | 1 | 00 Mbp | Mbps | | 1000 Mbps | | UNIT |
|-----|-----------------------------|--|-----|--------|------|-----|--------|------|-----|-----------|------|------|
| NO. | | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| 1 | t _{su(RD-RXC)} | Setup time, RD[3:0] valid before RXC high or low | 1 | | | 1 | | | 1 | | | 20 |
| | t _{su(RX_CTL-RXC)} | Setup time, RX_CTL valid before RXC high or low | 1 | | | 1 | | | 1 | | | ns |
| 0 | t _{h(RXC-RD)} | Hold time, RD[3:0] valid after RXC high or low | 1 | | | 1 | | | 1 | | | |
| 2 | t _{h(RXC-RX_CTL)} | Hold time, RX_CTL valid after RXC high or low | 1 | | | 1 | | | 1 | | | ns |
| 2 | t _{t(RD)} | Transition time, RD | | | 0.75 | | | 0.75 | | | 0.75 | 20 |
| 3 | t _{t(RX_CTL)} | Transition time, RX_CTL | | | 0.75 | | | 0.75 | | | 0.75 | ns |



- A. RGMII[x]_RCLK must be externally delayed relative to the RGMII[x]_RD[3:0] and RGMII[x]_RCTL signals to meet the respective timing requirements.
- B. Data and control information is received using both edges of the clocks. RGMII[x]_RD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_RCLK and data bits 7-4 on the falling edge of RGMII[x]_RCLK. Similarly, RGMII[x]_RCTL carries RXDV on rising edge of RGMII[x]_RCLK and RXERR on falling edge of RGMII[x]_RCLK.

Figure 5-30. RGMII[x]_RD[3:0], RGMII[x]_RCTL Timing - RGMII Mode

Table 5-37. Switching Characteristics for RGMII[x]_TCLK - RGMII Mode

(see Figure 5-31)

| NO. | | PARAMETER | | 10 Mbps | 1 | 100 Mbps | 1 | UNIT | |
|-----|----------------------|--------------------------|-----|---------|-----|----------|-----|---------|------|
| NO. | TANAMETER | | MIN | TYP MAX | MIN | TYP MAX | MIN | TYP MAX | UNIT |
| 1 | t _{c(TXC)} | Cycle time, TXC | 360 | 440 | 36 | 44 | 7.2 | 8.8 | ns |
| 2 | t _{w(TXCH)} | Pulse duration, TXC high | 160 | 240 | 16 | 24 | 3.6 | 4.4 | ns |
| 3 | t _{w(TXCL)} | Pulse duration, TXC low | 160 | 240 | 16 | 24 | 3.6 | 4.4 | ns |
| 4 | t _{t(TXC)} | Transition time, TXC | | 0.75 | | 0.75 | | 0.75 | ns |




Figure 5-31. RGMII[x]_TCLK Timing - RGMII Mode

Table 5-38. Switching Characteristics for RGMII[x]_TD[3:0], and RGMII[x]_TCTL - RGMII Mode

(see Figure 5-32)

| (| , | | | | | | | | | | | |
|-----|-----------------------------|---------------------------|------|-----|----------|------|-----|-----------|------|-----|------|------|
| NO. | | PARAMETER 10 Mbps | | | 100 Mbps | | | 1000 Mbps | | | UNIT | |
| NO. | FARAMETER | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| 1 | t _{sk(TD-TXC)} | TD to TXC output skew | -0.5 | | 0.5 | -0.5 | | 0.5 | -0.5 | | 0.5 | 20 |
| ' | t _{sk(TX_CTL-TXC)} | TX_CTL to TXC output skew | -0.5 | | 0.5 | -0.5 | | 0.5 | -0.5 | | 0.5 | ns |
| 2 | t _{t(TD)} | Transition time, TD | | | 0.75 | | | 0.75 | | | 0.75 | 20 |
| 2 | t _{t(TX_CTL)} | Transition time, TX_CTL | | | 0.75 | | | 0.75 | | | 0.75 | ns |



- The Ethernet MAC and switch implemented in the device supports internal TX delay mode.
- Data and control information is transmitted using both edges of the clocks. RGMII[x]_TD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_TCLK and data bits 7-4 on the falling edge of RGMII[x]_TCLK. Similarly, RGMII[x]_TCTL carries TXEN on rising edge of RGMII[x]_TCLK and TXERR of falling edge of RGMII[x]_TCLK.

Figure 5-32. RGMII[x]_TD[3:0], RGMII[x]_TCTL Timing - RGMII Mode



5.12.8 External Memory Interfaces

The device includes the following external memory interfaces:

- General-purpose memory controller (GPMC)
- LPDDR2, DDR3, and DDR3L Memory Interface (EMIF)

5.12.8.1 General-Purpose Memory Controller (GPMC)

NOTE

For more information, see the Memory Subsystem and General-Purpose Memory Controller section of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.

The GPMC is the unified memory controller used to interface external memory devices such as:

- · Asynchronous SRAM-like memories and ASIC devices
- Asynchronous page mode and synchronous burst NOR flash
- NAND flash

5.12.8.1.1 GPMC and NOR Flash—Synchronous Mode

Table 5-40 and Table 5-41 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-33 through Figure 5-37).

Table 5-39. GPMC and NOR Flash Timing Conditions—Synchronous Mode

| | TIMING CONDITION PARAMETER | MIN | TYP MAX | UNIT |
|-------------------|----------------------------|-----|---------|------|
| Input Condi | tions | | | |
| t _R | Input signal rise time | 0.3 | 1.8 | ns |
| t _F | Input signal fall time | 0.3 | 1.8 | ns |
| Output Con | dition | | | |
| C _{LOAD} | Output load capacitance | 3 | 30 | pF |

Table 5-40. GPMC and NOR Flash Timing Requirements—Synchronous Mode

| NO. | | | OPP1 | 00 | OPP: | 50 | UNIT |
|-----|-----------------------------|--|------|-----|------|-----|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| F12 | t _{su(dV-clkH)} | Setup time, input data gpmc_ad[15:0] valid before output clock gpmc_clk high | 3.5 | | 13.2 | | ns |
| F13 | t _{h(clkH-dV)} | Hold time, input data gpmc_ad[15:0] valid after output clock gpmc_clk high | 2.5 | | 2.75 | | ns |
| F21 | t _{su(waitV-clkH)} | Setup time, input wait gpmc_wait[x] ⁽¹⁾ valid before output clock gpmc_clk high | 3.5 | | 13.2 | | ns |
| F22 | t _{h(clkH-waitV)} | Hold time, input wait gpmc_wait[x] ⁽¹⁾ valid after output clock gpmc_clk high | 2.5 | | 2.5 | | ns |

⁽¹⁾ In gpmc_wait[x], x is equal to 0 or 1.

Table 5-41. GPMC and NOR Flash Switching Characteristics—Synchronous Mode⁽²⁾

| NC | | DADAMETED | | OPP | 100 | OP | P50 | |
|-----|-------------------------------|--|--|-------------------------|-------------------------|-------------------------|-------------------------|------|
| NO. | | PARAMETER | | MIN | MAX | MIN | MAX | UNIT |
| F0 | 1 / t _{c(clk)} | Frequency ⁽¹⁵⁾ , output clock gpmc_clk | | | 100 | | 50 | MHz |
| F1 | t _{w(clkH)} | Typical pulse duration, output clock gpmc_c | lk high | 0.5P ⁽¹²⁾ | 0.5P ⁽¹²⁾ | 0.5P ⁽¹²⁾ | 0.5P ⁽¹²⁾ | ns |
| F1 | t _{w(clkL)} | Typical pulse duration, output clock gpmc_c | lk low | 0.5P ⁽¹²⁾ | 0.5P ⁽¹²⁾ | 0.5P ⁽¹²⁾ | 0.5P ⁽¹²⁾ | ns |
| | t _{dc(clk)} | Duty cycle error, output clock gpmc_clk | | -500 | 500 | -500 | 500 | ps |
| | t _{J(clk)} | Jitter standard deviation ⁽¹⁶⁾ , output clock gpr | nc_clk | | 33.33 | | 33.33 | ps |
| | t _{R(clk)} | Rise time, output clock gpmc_clk | | | 2 | | 2 | ns |
| | t _{F(clk)} | Fall time, output clock gpmc_clk | | | 2 | | 2 | ns |
| | t _{R(do)} | Rise time, output data gpmc_ad[15:0] | | | 2 | | 2 | ns |
| | t _{F(do)} | Fall time, output data gpmc_ad[15:0] | | F ⁽⁶⁾ - 2.2 | 2 | | 2 | ns |
| F2 | t _{d(clkH-csnV)} | Delay time, output clock gpmc_clk rising edgoutput chip select gpmc_csn[x] ⁽¹¹⁾ transition | out clock gpmc_clk rising edge to | | F ⁽⁶⁾ + 4.5 | F ⁽⁶⁾ - 3.2 | F ⁽⁶⁾ + 9.5 | ns |
| F3 | t _{d(clkH-csnIV)} | Delay time, output clock gpmc_clk rising edgoutput chip select gpmc_csn[x] ⁽¹¹⁾ invalid | ge to | E ⁽⁵⁾ - 2.2 | E ⁽⁵⁾ + 4.5 | E ⁽⁵⁾ - 3.2 | E ⁽⁵⁾ + 9.5 | ns |
| F4 | t _{d(aV-clk)} | Delay time, output address gpmc_a[27:1] va output clock gpmc_clk first edge | lid to | B ⁽²⁾ - 4.5 | B ⁽²⁾ + 3.1 | B ⁽²⁾ - 5.5 | B ⁽²⁾ + 13.1 | ns |
| F5 | t _{d(clkH-alV)} | Delay time, output clock gpmc_clk rising edgoutput address gpmc_a[27:1] invalid | ge to | -2.3 | 4.5 $B^{(2)} + 2.3$ | -3.3 | 15.3 | ns |
| F6 | t _{d(be[x]nV-clk)} | latch enable gpmc_be0n_cle, output upper b | Delay time, output lower byte enable and command latch enable gpmc_be0n_cle, output upper byte enable gpmc_be1n valid to output clock gpmc_clk | | | B ⁽²⁾ - 2.9 | B ⁽²⁾ + 12.3 | ns |
| F7 | t _{d(clkH-be[x]nIV)} | Delay time, output clock gpmc_clk rising edg output lower byte enable and command latcl gpmc_be0n_cle, output upper byte enable gpmc_be1n invalid | | D ⁽⁴⁾ - 2.3 | D ⁽⁴⁾ + 1.9 | D ⁽⁴⁾ - 3.3 | D ⁽⁴⁾ + 11.9 | ns |
| F8 | t _{d(clkH-advn)} | Delay time, output clock gpmc_clk rising edg output address valid and address latch enab gpmc_advn_ale transition | | G ⁽⁷⁾ - 2.3 | G ⁽⁷⁾ + 4.5 | G ⁽⁷⁾ - 3.3 | G ⁽⁷⁾ + 9.5 | ns |
| F9 | t _{d(clkH-advnIV)} | Delay time, output clock gpmc_clk rising edg output address valid and address latch enab gpmc_advn_ale invalid | | D ⁽⁴⁾ - 2.3 | D ⁽⁴⁾ + 4.5 | D ⁽⁴⁾ - 3.3 | D ⁽⁴⁾ + 9.5 | ns |
| F10 | t _{d(clkH-oen)} | Delay time, output clock gpmc_clk rising edgoutput enable gpmc_oen transition | ge to | H ⁽⁸⁾ - 2.3 | H ⁽⁸⁾ + 3.5 | H ⁽⁸⁾ - 3.3 | H ⁽⁸⁾ + 8.5 | ns |
| F11 | t _{d(clkH-oenIV)} | Delay time, output clock gpmc_clk rising edgoutput enable gpmc_oen invalid | ge to | H ⁽⁸⁾ - 2.3 | H ⁽⁸⁾ + 3.5 | H ⁽⁸⁾ - 3.3 | H ⁽⁸⁾ + 8.5 | ns |
| F14 | t _{d(clkH-wen)} | Delay time, output clock gpmc_clk rising edgoutput write enable gpmc_wen transition | ge to | I ⁽⁹⁾ - 2.3 | l ⁽⁹⁾ + 4.5 | I ⁽⁹⁾ - 3.3 | I ⁽⁹⁾ + 9.5 | ns |
| F15 | t _{d(clkH-do)} | Delay time, output clock gpmc_clk rising edgoutput data gpmc_ad[15:0] transition | ge to | | J ⁽¹⁰⁾ + 2.7 | | J ⁽¹⁰⁾ + 7.7 | ns |
| F17 | t _{d(clkH-be[x]n)} | Delay time, output clock gpmc_clk rising edge to output lower byte enable and command latch enable gpmc_be0n_cle transition | | J ⁽¹⁰⁾ - 2.3 | J ⁽¹⁰⁾ + 1.9 | J ⁽¹⁰⁾ - 3.3 | J ⁽¹⁰⁾ + 6.9 | ns |
| F18 | t _{w(csnV)} | Pulse duration, output chip select | Read | A ⁽¹⁾ | | A ⁽¹⁾ | | ns |
| | | gpmc_csn[x] ⁽¹¹⁾ low | Write | A ⁽¹⁾ | | A ⁽¹⁾ | | ns |
| F19 | t _{w(be[x]nV)} | Pulse duration, output lower byte enable | Read | C(3) | | C ₍₃₎ | | ns |
| | | and command latch enable gpmc_be0n_cle, output upper byte enable gpmc_be1n low | Write | C ₍₃₎ | | C ⁽³⁾ | | ns |
| F20 | | Read | K ⁽¹³⁾ | | K ⁽¹³⁾ | | ns | |
| | () | address latch enable gpmc_advn_ale low | Write | K ⁽¹³⁾ | | K ⁽¹³⁾ | | ns |

```
(1) For single read: A = (CSRdOffTime - CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK(14)
     For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>
      With n being the page burst access number.
```

(2) B = ClkActivationTime * GPMC FCLK(14)

NSTRUMENTS

- (3) For single read: C = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK (14) For burst read: $C = (RdCycleTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾ For burst write: <math>C = (WrCycleTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾$ With n being the page burst access number.
- (4) For single read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For burst read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For burst write: D = (WrCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
- (5) For single read: E = (CSRdOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾ For burst read: $E = (CSRdOffTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾ For burst write: <math>E = (CSWrOffTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾)$
- (6) For csn falling edge (CS activated):
 - Case GpmcFCLKDivider = 0:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK⁽¹⁴⁾
 - Case GpmcFCLKDivider = 1:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK⁽¹⁴⁾ if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime
 - F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK⁽¹⁴⁾ otherwise
 - Case GpmcFCLKDivider = 2:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK⁽¹⁴⁾ if ((CSOnTime ClkActivationTime) is a multiple of 3)
 - $F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK^{(14)}$ if ((CSOnTime ClkActivationTime 1) is a multiple of 3) $F = (2 + 0.5 * CSExtraDelay) * GPMC_FCLK^{(14)}$ if ((CSOnTime ClkActivationTime 2) is a multiple of 3)
- (7) For ADV falling edge (ADV activated):
 - Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾
 - Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾ if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are even)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ otherwise Case GpmcFCLKDivider = 2:

 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾ if ((ADVOnTime ClkActivationTime) is a multiple of 3) G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ if ((ADVOnTime ClkActivationTime 1) is a multiple of 3) G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ if ((ADVOnTime ClkActivationTime 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾
- Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾ if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and ADVRdOffTime are even)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ otherwise
- Case GpmcFCLKDivider = 2:

 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾ if ((ADVRdOffTime ClkActivationTime) is a multiple of 3) G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ if ((ADVRdOffTime ClkActivationTime 1) is a multiple of 3) G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ if ((ADVRdOffTime ClkActivationTime 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

- Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾
- Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾ if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ otherwise Case GpmcFCLKDivider = 2:
- - G = 0.5 * ADVExtraDelay * GPMC_FCLK⁽¹⁴⁾ if ((ADVWrOffTime ClkActivationTime) is a multiple of 3)
 G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ if ((ADVWrOffTime ClkActivationTime 1) is a multiple of 3)
 G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK⁽¹⁴⁾ if ((ADVWrOffTime ClkActivationTime 2) is a multiple of 3)
- (8) For OE falling edge (OE activated) and IO DIR rising edge (Data Bus input direction):
 - Case GpmcFCLKDivider = 0:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK(14)
 - Case GpmcFCLKDivider = 1:
 - H = 0.5 * OEExtraDelay * GPMC FCLK(14) if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime
 - $H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK^{(14)}$ otherwise
 - Case GpmcFCLKDivider = 2:




```
For OE rising edge (OE deactivated):
           Case GpmcFCLKDivider = 0:
                H = 0.5 * OEExtraDelay * GPMC_FCLK<sup>(14)</sup>
           Case GpmcFCLKDivider = 1:
                H = 0.5 * OEExtraDelay * GPMC_FCLK<sup>(14)</sup> if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime
                H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK<sup>(14)</sup> otherwise
           Case GpmcFCLKDivider = 2:
               H = 0.5 * OEExtraDelay * GPMC_FCLK<sup>(14)</sup> if ((OEOffTime - ClkActivationTime) is a multiple of 3)
H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK<sup>(14)</sup> if ((OEOffTime - ClkActivationTime - 1) is a multiple of 3)
H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK<sup>(14)</sup> if ((OEOffTime - ClkActivationTime - 2) is a multiple of 3)
(9) For WE falling edge (WE activated):
           Case GpmcFCLKDivider = 0:
           - I = 0.5 * WEExtraDelay * GPMC_FCLK^{(14)}
           Case GpmcFCLKDivider = 1:

    I = 0.5 * WEExtraDelay * GPMC_FCLK<sup>(14)</sup> if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime

                 are even)
                I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup> otherwise
          Case GpmcFCLKDivider = 2:
               I = 0.5 * WEExtraDelay * GPMC_FCLK<sup>(14)</sup> if ((WEOnTime - ClkActivationTime) is a multiple of 3)
I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup> if ((WEOnTime - ClkActivationTime - 1) is a multiple of 3)
I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup> if ((WEOnTime - ClkActivationTime - 2) is a multiple of 3)
     For WE rising edge (WE deactivated):
           Case GpmcFCLKDivider = 0:
            - I = 0.5 * WEExtraDelay * GPMC FCLK (14)
           Case GpmcFCLKDivider = 1:
                I = 0.5 * WEExtraDelay * GPMC_FCLK<sup>(14)</sup> if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime
                I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup> otherwise
          Case GpmcFCLKDivider = 2:
               I = 0.5 * WEExtraDelay * GPMC_FCLK<sup>(14)</sup> if ((WEOffTime - ClkActivationTime) is a multiple of 3)
I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup> if ((WEOffTime - ClkActivationTime - 1) is a multiple of 3)
I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup> if ((WEOffTime - ClkActivationTime - 2) is a multiple of 3)
(10) J = GPMC FCLK^{(14)}
(11) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6. In gpmc_wait[x], x is equal to 0 or 1.
```

- (12) P = gpmc_clk period in ns
- (13) For read: $K = (ADVRdOffTime ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾ For write: <math>K = (ADVWrOffTime ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾$
- (14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
- (15) Related to the gpmc_clk output clock maximum and minimum frequencies programmable in the GPMC module by setting the GPMC_CONFIG1_CSx configuration register bit field GpmcFCLKDivider.
- (16) The jitter probability density can be approximated by a Gaussian function.






- A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.
- B. In gpmc_wait[x], x is equal to 0 or 1.

Figure 5-33. GPMC and NOR Flash—Synchronous Single Read—(GpmcFCLKDivider = 0)






- In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.
- In gpmc_wait[x], x is equal to 0 or 1.

Figure 5-34. GPMC and NOR Flash—Synchronous Burst Read—4x16-bit (GpmcFCLKDivider = 0)


ISTRUMENTS



- A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.
- B. In gpmc_wait[x], x is equal to 0 or 1.

gpmc_wait[x]

Figure 5-35. GPMC and NOR Flash—Synchronous Burst Write—(GpmcFCLKDivider > 0)



- A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.
- B. In gpmc_wait[x], x is equal to 0 or 1.

Figure 5-36. GPMC and Multiplexed NOR Flash—Synchronous Burst Read

► F14

D 3

► F15 F15 F15

X D1 X D2 X

F21


gpmc_advn_ale

gpmc_wen

gpmc_ad[15:0]

gpmc_wait[x]

NSTRUMENTS



In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.

Address (LSB)

In gpmc_wait[x], x is equal to 0 or 1.

Figure 5-37. GPMC and Multiplexed NOR Flash—Synchronous Burst Write

→ F22

►F14



5.12.8.1.2 GPMC and NOR Flash—Asynchronous Mode

Table 5-43 and Table 5-44 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-38 through Figure 5-43).

Table 5-42. GPMC and NOR Flash Timing Conditions—Asynchronous Mode

| | TIMING CONDITION PARAMETER | MIN | TYP MAX | UNIT |
|-------------------|----------------------------|-----|---------|------|
| Input Conditi | ons | | | |
| t _R | Input signal rise time | 0.3 | 1.8 | ns |
| t _F | Input signal fall time | 0.3 | 1.8 | ns |
| Output Cond | ition | | | |
| C _{LOAD} | Output load capacitance | 3 | 30 | pF |

Table 5-43. GPMC and NOR Flash Internal Timing Parameters—Asynchronous Mode⁽¹⁾⁽²⁾

| NO. | | OPP100 | OPP50 | UNIT |
|-----|--|---------|---------|------|
| NO. | | MIN MAX | MIN MAX | UNII |
| FI1 | Delay time, output data gpmc_ad[15:0] generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| FI2 | Delay time, input data gpmc_ad[15:0] capture from internal functional clock GPMC_FCLK ⁽³⁾ | 4 | 4 | ns |
| FI3 | Delay time, output chip select gpmc_csn[x] generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| FI4 | Delay time, output address gpmc_a[27:1] generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| FI5 | Delay time, output address gpmc_a[27:1] valid from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| FI6 | Delay time, output lower-byte enable and command latch enable gpmc_be0n_cle, output upper-byte enable gpmc_be1n generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| FI7 | Delay time, output enable gpmc_oen generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| FI8 | Delay time, output write enable gpmc_wen generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| FI9 | Skew, internal functional clock GPMC_FCLK ⁽³⁾ | 100 | 100 | ps |

- (1) The internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.
- (2) Internal parameters are referred to the GPMC functional internal clock which is not provided externally.
- (3) GPMC_FCLK is general-purpose memory controller internal functional clock.



Table 5-44. GPMC and NOR Flash Timing Requirements—Asynchronous Mode

| NO. | | | OPP100 | | OPP50 | | UNIT |
|---------------------|-----------------------------|---------------------------------------|--------|------------------|-------|------------------|------|
| | | | MIN | MAX | MIN | MAX | |
| FA5 ⁽¹⁾ | t _{acc(d)} | Data access time | | H ⁽⁵⁾ | | H ⁽⁵⁾ | ns |
| FA20 ⁽²⁾ | t _{acc1-pgmode(d)} | Page mode successive data access time | | P ⁽⁴⁾ | | P ⁽⁴⁾ | ns |
| FA21 ⁽³⁾ | t _{acc2-pgmode(d)} | Page mode first data access time | | H ⁽⁵⁾ | | H ⁽⁵⁾ | ns |

- (1) The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside the AccessTime register bit field.
- (2) The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.
- (3) The FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data is internally sampled by active functional clock edge. FA21 value must be stored inside the AccessTime register bit field.
- (4) P = PageBurstAccessTime * (TimeParaGranularity + 1) * GPMC_FCLK(6)
- (5) H = AccessTime * (TimeParaGranularity + 1) * GPMC_FCLK(6)
- (6) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

Table 5-45. GPMC and NOR Flash Switching Characteristics—Asynchronous Mode

| NO | DADAMETED | | OPP | 100 | OPI | P50 | | |
|------|------------------------------|---|---|-------------------------|-------------------------|-------------------------|-------------------------|------|
| NO. | | PARAMETER | | MIN | MAX | MIN | MAX | UNIT |
| | t _{R(d)} | Rise time, output data gpmc_ad[15:0] | | | 2 | | 2 | ns |
| | t _{F(d)} | Fall time, output data gpmc_ad[15:0] | | | 2 | | 2 | ns |
| FA0 | t _{w(be[x]nV)} | Pulse duration, output lower-byte | Read | | N ⁽¹²⁾ | | N ⁽¹²⁾ | ns |
| | | enable and command latch enable gpmc_be0n_cle, output upper-byte enable gpmc_be1n valid time | Write | | N ⁽¹²⁾ | | N ⁽¹²⁾ | |
| FA1 | t _{w(csnV)} | Pulse duration, output chip select | Read | | A ⁽¹⁾ | | A ⁽¹⁾ | ns |
| | | gpmc_csn[x] ⁽¹³⁾ low | Write | | A ⁽¹⁾ | | A ⁽¹⁾ | |
| FA3 | t _{d(csnV-advnIV)} | Delay time, output chip select | Read | B ⁽²⁾ - 0.2 | $B^{(2)} + 2.0$ | B ⁽²⁾ - 0.2 | $B^{(2)} + 2.0$ | ns |
| | | gpmc_csn[x] ⁽¹³⁾ valid to output address valid and address latch enable gpmc_advn_ale invalid | Write | B ⁽²⁾ - 0.2 | B ⁽²⁾ + 2.0 | B ⁽²⁾ - 0.2 | B ⁽²⁾ + 2.0 | |
| FA4 | t _{d(csnV-oenIV)} | Delay time, output chip select gpmc_csn[x] ⁽¹³⁾ valid to output enable gpmc_oen invalid (Single read) | | C ⁽³⁾ - 0.2 | C ⁽³⁾ + 2.0 | C ⁽³⁾ - 0.2 | C ⁽³⁾ + 2.0 | ns |
| FA9 | t _{d(aV-csnV)} | Delay time, output address gpmc_a[27:1] valid to output chip select gpmc_csn[x] ⁽¹³⁾ valid | | J ⁽⁹⁾ - 0.2 | J ⁽⁹⁾ + 2.0 | J ⁽⁹⁾ - 0.2 | J ⁽⁹⁾ + 2.0 | ns |
| FA10 | t _{d(be[x]nV-csnV)} | Delay time, output lower-byte enable a command latch enable gpmc_be0n_cl upper-byte enable gpmc_be1n valid to chip select gpmc_csn[x] ⁽¹³⁾ valid | e, output | J ⁽⁹⁾ - 0.2 | J ⁽⁹⁾ + 2.0 | J ⁽⁹⁾ - 0.2 | J ⁽⁹⁾ + 2.0 | ns |
| FA12 | t _{d(csnV-advnV)} | Delay time, output chip select gpmc_c valid to output address valid and addre enable gpmc_advn_ale valid | | K ⁽¹⁰⁾ - 0.2 | K ⁽¹⁰⁾ + 2.0 | K ⁽¹⁰⁾ - 0.2 | K ⁽¹⁰⁾ + 2.0 | ns |
| FA13 | t _{d(csnV-oenV)} | Delay time, output chip select gpmc_c valid to output enable gpmc_oen valid | | L ⁽¹¹⁾ - 0.2 | L ⁽¹¹⁾ + 2.0 | L ⁽¹¹⁾ - 0.2 | L ⁽¹¹⁾ + 2.0 | ns |
| FA16 | t _{w(aIV)} | | Pulse durationm output address gpmc_a[26:1] invalid between 2 successive read and write | | | G ⁽⁷⁾ | | ns |
| FA18 | t _{d(csnV-oenIV)} | | Delay time, output chip select gpmc_csn[x] ⁽¹³⁾ valid to output enable gpmc_oen invalid (Burst read) | | I ⁽⁸⁾ + 2.0 | I ⁽⁸⁾ - 0.2 | I ⁽⁸⁾ + 2.0 | ns |
| FA20 | t _{w(aV)} | Pulse duration, output address gpmc_valid - 2nd, 3rd, and 4th accesses | a[27:1] | D ⁽⁴⁾ | | D ⁽⁴⁾ | | ns |
| FA25 | t _{d(csnV-wenV)} | Delay time, output chip select gpmc_c valid to output write enable gpmc_wer | | E ⁽⁵⁾ - 0.2 | $E^{(5)} + 2.0$ | E ⁽⁵⁾ - 0.2 | $E^{(5)} + 2.0$ | ns |




Table 5-45. GPMC and NOR Flash Switching Characteristics—Asynchronous Mode (continued)

| NO | O. PARAMETER | | OPP100 | | OPP50 | | UNIT |
|------|----------------------------|--|------------------------|------------------------|------------------------|------------------------|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| FA27 | t _{d(csnV-wenIV)} | Delay time, output chip select gpmc_csn[x] ⁽¹³⁾ valid to output write enable gpmc_wen invalid | F ⁽⁶⁾ - 0.2 | F ⁽⁶⁾ + 2.0 | F ⁽⁶⁾ - 0.2 | F ⁽⁶⁾ + 2.0 | ns |
| FA28 | t _{d(wenV-dV)} | Delay time, output write enable gpmc_ wen valid to output data gpmc_ad[15:0] valid | | 2.8 | | 5 | ns |
| FA29 | t _{d(dV-csnV)} | Delay time, output data gpmc_ad[15:0] valid to output chip select gpmc_csn[x] ⁽¹³⁾ valid | J ⁽⁹⁾ - 0.2 | J ⁽⁹⁾ + 2.8 | J ⁽⁹⁾ - 0.2 | J ⁽⁹⁾ + 2.8 | ns |
| FA37 | t _{d(oenV-alV)} | Delay time, output enable gpmc_oen valid to output address gpmc_ad[15:0] phase end | | 2.8 | | 2.8 | ns |

- (1) For single read: A = (CSRdOffTime CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For single write: A = (CSWrOffTime CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For burst read: A = (CSRdOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For burst write: A = (CSWrOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 with n being the page burst access number
- (2) For reading: B = ((ADVRdOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay CSExtraDelay)) * GPMC_FCLK⁽¹⁴⁾
 For writing: B = ((ADVWrOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay CSExtraDelay)) * GPMC_FCLK⁽¹⁴⁾
- (3) C = ((OEOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK(14)
- (4) D = PageBurstAccessTime * (TimeParaGranularity + 1) * GPMC FCLK(14)
- (5) E = ((WEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK⁽¹⁴⁾
- (6) F = ((WEOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK(14)
- (7) G = Cycle2CycleDelay * GPMC_FCLK⁽¹⁴⁾
- (8) I = ((OEOffTime + (n 1) * PageBurstAccessTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK⁽¹⁴⁾
- (9) J = (CSOnTime * (TimeParaGranularity + 1) + 0.5 * CSExtraDelay) * GPMC_FCLK(14)
- (10) K = ((ADVOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay CSExtraDelay)) * GPMC_FCLK⁽¹⁴⁾
- (11) L = ((OEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK(14)
- (12) For single read: N = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For single write: N = WrCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For burst read: N = (RdCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
 For burst write: N = (WrCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK⁽¹⁴⁾
- (13) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.
- (14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.






- A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6. In gpmc_wait[x], x is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.


Figure 5-38. GPMC and NOR Flash—Asynchronous Read—Single Word





- In $gpmc_csn[x]$, x is equal to 0, 1, 2, 3, 4, 5, or 6. In $gpmc_wait[x]$, x is equal to 0 or 1.
- FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-39. GPMC and NOR Flash—Asynchronous Read—32-bit



- In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6. In gpmc_wait[x], x is equal to 0 or 1.
- FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.
- FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bits field.
- GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-40. GPMC and NOR Flash—Asynchronous Read—Page Mode 4x16-bit







Figure 5-41. GPMC and NOR Flash—Asynchronous Write—Single Word





- A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6. In gpmc_wait[x], x is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-42. GPMC and Multiplexed NOR Flash—Asynchronous Read—Single Word




Figure 5-43. GPMC and Multiplexed NOR Flash—Asynchronous Write—Single Word



5.12.8.1.3 GPMC and NAND Flash—Asynchronous Mode

Table 5-47 and Table 5-48 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-44 through Figure 5-47).

Table 5-46. GPMC and NAND Flash Timing Conditions—Asynchronous Mode

| | TIMING CONDITION PARAMETER | MIN | TYP MAX | UNIT |
|--------------------|----------------------------|-----|---------|------|
| Input Condit | ions | | | |
| t _R | Input signal rise time | 0.3 | 1.8 | ns |
| t _F | Input signal fall time | 0.3 | 1.8 | ns |
| Output Cond | ition | • | | |
| C _{LOAD} | Output load capacitance | 3 | 30 | pF |

Table 5-47. GPMC and NAND Flash Internal Timing Parameters—Asynchronous Mode⁽¹⁾⁽²⁾

| NO. | | OPP100 | OPP50 | UNIT |
|-------|--|---------|---------|------|
| NO. | | MIN MAX | MIN MAX | UNII |
| GNFI1 | Delay time, output data gpmc_ad[15:0] generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| GNFI2 | Delay time, input data gpmc_ad[15:0] capture from internal functional clock GPMC_FCLK ⁽³⁾ | 4.0 | 4.0 | ns |
| GNFI3 | Delay time, output chip select gpmc_csn[x] generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| GNFI4 | Delay time, output address valid and address latch enable gpmc_advn_ale generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| GNFI5 | Delay time, output lower-byte enable and command latch enable gpmc_be0n_cle generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| GNFI6 | Delay time, output enable gpmc_oen generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| GNFI7 | Delay time, output write enable gpmc_wen generation from internal functional clock GPMC_FCLK ⁽³⁾ | 6.5 | 6.5 | ns |
| GNFI8 | Skew, functional clock GPMC_FCLK ⁽³⁾ | 100 | 100 | ps |

⁽¹⁾ Internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.

Table 5-48. GPMC and NAND Flash Timing Requirements—Asynchronous Mode

| NO. | | OPP ² | 100 | OPP | 50 | UNIT |
|----------------------|---|------------------|------------------|-----|------------------|------|
| NO. | | MIN | MAX | MIN | MAX | UNIT |
| GNF12 ⁽¹⁾ | t _{acc(d)} Access time, input data gpmc_ad[15:0] | | J ⁽²⁾ | | J ⁽²⁾ | ns |

⁽¹⁾ The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.

- (2) J = AccessTime * (TimeParaGranularity + 1) * GPMC_FCLK⁽³⁾
- (3) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

⁽²⁾ Internal parameters are referred to the GPMC functional internal clock which is not provided externally.


⁽³⁾ GPMC_FCLK is general-purpose memory controller internal functional clock.

Table 5-49. GPMC and NAND Flash Switching Characteristics—Asynchronous Mode

| | | DADAMETED | OPP | 100 | OP | P50 | |
|-------|-----------------------------|---|-------------------------|------------------------|-------------------------|------------------------|------|
| NO. | | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| | t _{R(d)} | Rise time, output data gpmc_ad[15:0] | | 2 | | 2 | ns |
| | t _{F(d)} | Fall time, output data gpmc_ad[15:0] | | 2 | | 2 | ns |
| GNF0 | t _{w(wenV)} | Pulse duration, output write enable gpmc_wen valid | A ⁽¹⁾ | | A ⁽¹⁾ | | ns |
| GNF1 | t _{d(csnV-wenV)} | Delay time, output chip select gpmc_csn[x] ⁽¹³⁾ valid to output write enable gpmc_wen valid | B ⁽²⁾ - 0.2 | $B^{(2)} + 2.0$ | B ⁽²⁾ - 0.2 | B ⁽²⁾ + 2.0 | ns |
| GNF2 | t _{w(cleH-wenV)} | Delay time, output lower-byte enable and command latch enable gpmc_be0n_cle high to output write enable gpmc_wen valid | C ⁽³⁾ - 0.2 | C ⁽³⁾ + 2.0 | C ⁽³⁾ - 0.2 | C ⁽³⁾ + 2.0 | ns |
| GNF3 | t _{w(wenV-dV)} | Delay time, output data gpmc_ad[15:0] valid to output write enable gpmc_wen valid | D ⁽⁴⁾ - 0.2 | D ⁽⁴⁾ + 2.8 | D ⁽⁴⁾ - 0.2 | D ⁽⁴⁾ + 2.0 | ns |
| GNF4 | t _{w(wenIV-dIV)} | Delay time, output write enable gpmc_wen invalid to output data gpmc_ad[15:0] invalid | E ⁽⁵⁾ - 0.2 | E ⁽⁵⁾ + 2.8 | E ⁽⁵⁾ - 0.2 | E ⁽⁵⁾ + 2.0 | ns |
| GNF5 | t _{w(wenIV-cleIV)} | Delay time, output write enable gpmc_wen invalid to output lower-byte enable and command latch enable gpmc_be0n_cle invalid | F ⁽⁶⁾ - 0.2 | F ⁽⁶⁾ + 2.0 | F ⁽⁶⁾ - 0.2 | F ⁽⁶⁾ + 2.0 | ns |
| GNF6 | t _{w(wenIV-csnIV)} | Delay time, output write enable gpmc_wen invalid to output chip select gpmc_csn[x] ⁽¹³⁾ invalid | G ⁽⁷⁾ - 0.2 | G ⁽⁷⁾ + 2.0 | G ⁽⁷⁾ - 0.2 | G ⁽⁷⁾ + 2.0 | ns |
| GNF7 | t _{w(aleH-wenV)} | Delay time, output address valid and address latch enable gpmc_advn_ale high to output write enable gpmc_wen valid | C ⁽³⁾ - 0.2 | C ⁽³⁾ + 2.0 | C ⁽³⁾ - 0.2 | C ⁽³⁾ + 2.0 | ns |
| GNF8 | t _{w(wenIV-aleIV)} | Delay time, output write enable gpmc_wen invalid to output address valid and address latch enable gpmc_advn_ale invalid | F ⁽⁶⁾ - 0.2 | F ⁽⁶⁾ + 2.0 | F ⁽⁶⁾ - 0.2 | F ⁽⁶⁾ + 2.0 | ns |
| GNF9 | t _{c(wen)} | Cycle time, write | | H ⁽⁸⁾ | | H ⁽⁸⁾ | ns |
| GNF10 | t _{d(csnV-oenV)} | Delay time, output chip select gpmc_csn[x] ⁽¹³⁾ valid to output enable gpmc_oen valid | I ⁽⁹⁾ - 0.2 | l ⁽⁹⁾ + 2.0 | I ⁽⁹⁾ - 0.2 | I ⁽⁹⁾ + 2.0 | ns |
| GNF13 | t _{w(oenV)} | Pulse duration, output enable gpmc_oen valid | | K ⁽¹⁰⁾ | | K ⁽¹⁰⁾ | ns |
| GNF14 | t _{c(oen)} | Cycle time, read | L ⁽¹¹⁾ | | L(11) | | ns |
| GNF15 | t _{w(oenIV-csnIV)} | Delay time, output enable gpmc_oen invalid to output chip select gpmc_csn[x] ⁽¹³⁾ invalid | M ⁽¹²⁾ - 0.2 | $M^{(12)} + 2.0$ | M ⁽¹²⁾ - 0.2 | $M^{(12)} + 2.0$ | ns |


- (1) A = (WEOffTime WEOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK(14)
- (2) B = ((WEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK⁽¹⁴⁾
- (3) C = ((WEOnTime ADVOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay ADVExtraDelay)) * GPMC_FCLK(14)
- (4) D = (WEOnTime * (TimeParaGranularity + 1) + 0.5 * WEExtraDelay) * GPMC_FCLK⁽¹⁴⁾
- (5) E = ((WrCycleTime WEOffTime) * (TimeParaGranularity + 1) 0.5 * WEExtraDelay) * GPMC_FCLK(14)
- (6) F = ((ADVWrOffTime WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay WEExtraDelay)) * GPMC_FCLK(14)
- (7) G = ((CSWrOffTime WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay WEExtraDelay)) * GPMC_FCLK(14)
- (8) H = WrCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK⁽¹⁴⁾
- (9) I = ((OEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK(14)
- (10) K = (OEOffTime OEOnTime) * (1 + TimeParaGranularity) * GPMC_FCLK⁽¹⁴⁾
- (11) L = RdCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK⁽¹⁴⁾
- (12) M = ((CSRdOffTime OEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay OEExtraDelay)) * GPMC_FCLK⁽¹⁴⁾
- (13) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.
- (14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.






(1) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.

Figure 5-44. GPMC and NAND Flash—Command Latch Cycle




(1) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.

Figure 5-45. GPMC and NAND Flash—Address Latch Cycle



- GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.
- (2) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
- (3) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6. In gpmc_wait[x], x is equal to 0 or 1.

Figure 5-46. GPMC and NAND Flash—Data Read Cycle



(1) In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, 5, or 6.

Figure 5-47. GPMC and NAND Flash—Data Write Cycle



5.12.8.2 Memory Interface

The device has a dedicated interface to LPDDR2, DDR3, and DDR3L SDRAM. It supports JEDEC standard compliant LPDDR2, DDR3, and DDR3L SDRAM devices with a 16- or 32-bit data path to external SDRAM memory.

For more details on the LPDDR2, DDR3, and DDR3L memory interface, see the EMIF section of the *AM437x Sitara Processors Technical Reference Manual*.

5.12.8.2.1 DDR3 and DDR3L Routing Guidelines

This section provides the timing specification for the DDR3 and DDR3L interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable DDR3 or DDR3L memory system without the need for a complex timing closure process. For more information regarding the guidelines, see the *Understanding TI's PCB Routing Rule-Based DDR Timing Specification* application report (literature number SPRAAVO). This application report provides generic guidelines and approach. All the specifications provided in the data manual take precedence over the generic guidelines and must be adhered to for a reliable DDR3 or DDR3L interface operation.

NOTE

All references to DDR3 in this section apply to DDR3 and DDR3L devices, unless otherwise noted.

5.12.8.2.1.1 Board Designs

TI only supports board designs utilizing DDR3 memory that follow the guidelines in this document. The switching characteristics and timing diagram for the DDR3 memory interface are shown in Table 5-50 and Figure 5-48.

Table 5-50. Switching Characteristics for DDR3 Memory Interface

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|------------------------|--------------------------------|-----|--------------------|------|
| 1 | t _{c(DDR_CK)} | Cycle time, DDR_CK and DDR_CKn | 2.5 | 3.3 ⁽¹⁾ | ns |

(1) The JEDEC JESD79-3F Standard defines the maximum clock period of 3.3 ns for all standard-speed bin DDR3 and DDR3L memory devices. Therefore, all standard-speed bin DDR3 and DDR3L memory devices are required to operate at 303 MHz.




Figure 5-48. DDR3 Memory Interface Clock Timing

5.12.8.2.1.2 DDR3 Device Combinations

www.ti.com

Since there are several possible combinations of device counts and single-side or dual-side mounting, Table 5-51 summarizes the supported device configurations.

Table 5-51. Supported DDR3 Device Combinations

| NUMBER OF DDR3 DEVICES | DDR3 DEVICE WIDTH (BITS) | MIRRORED? | DDR3 EMIF WIDTH (BITS) |
|------------------------|--------------------------|------------------|------------------------|
| 1 | 16 | N | 16 |
| 2 | 8 | Y ⁽¹⁾ | 16 |
| 2 | 16 | Y ⁽¹⁾ | 32 |
| 4 | 8 | Y ⁽¹⁾ | 32 |

DDR3 devices are mirrored when half of the devices are placed on the top of the board and the other half are placed on the bottom of the board.

5.12.8.2.1.3 DDR3 Interface

5.12.8.2.1.3.1 DDR3 Interface Schematic

The DDR3 interface schematic varies, depending upon the width of the DDR3 devices used.

Figure 5-49 shows the schematic connections for 16-bit interface using one x16 DDR3 device. Figure 5-50 shows the schematic connections for 16-bit interface without using V_{TT} termination for the ADDR_CTRL net class signals. Figure 5-51 shows the schematic connections for 16-bit interface using two x8 DDR3 devices.

Figure 5-52 shows the schematic connections for 32-bit interface using two x16 DDR3 device and Figure 5-53 shows the schematic connections for 32-bit interface using four x8 DDR3 devices.

When not using all or part of a DDR3 interface, the proper method of handling the unused pins is to tie off the DDR_DQS[n] pins to the VDDS_DDR supply via a 1-k Ω resistor and pulling the DDR_DQS[n] pins to ground via a $1k-\Omega$ resistor. This needs to be done for each byte not used. Although these signals have internal pull-up and pull-down, external pull-up and pull-down provide additional protection against external electrical noise causing activity on the signals. Also, include the 49.9-Ω pull-down for DDR VTP. The VDDS DDR and DDR VREF power supply terminals need to be connected to their respective power supplies even if the DDR3 interface is not being used. All other DDR3 interface pins can be left unconnected. Note that the supported modes for use of the DDR3 EMIF are 32 bits wide, 16 bits wide, or not used.

The device can only source one load connected to the DQS[x] and DQ[x] net class signals and up to four loads connected to the CK and ADDR CTRL net class signals. For more information related to net classes, see Section 5.12.8.2.1.3.9.





Figure 5-49. 16-Bit DDR3 Interface Using One 16-Bit DDR3 Device with V_{TT} Termination



 $\ensuremath{{\bf ZQ}}$ $\ensuremath{{-\hspace{-0.07cm}{/}\hspace{-0.07cm}}}\ensuremath{{\bf Value}}$ determined according to the DDR3 memory device data sheet.

VDDS_DDR is the power supply for the DDR3 memories and the DDR3 interface.

Figure 5-50. 16-Bit DDR3 Interface Using One 16-Bit DDR3 Device without V_{TT} Termination





Figure 5-51. 16-Bit DDR3 Interface Using Two 8-Bit DDR3 Devices with V_{TT} Termination





- $\ensuremath{^{\mbox{ZQ}}}$ $\ensuremath{^{\mbox{\mbox{--}}}}$

Figure 5-52. 32-Bit DDR3 Interface Using Two 16-Bit DDR3 Devices with V_{TT} Termination






Figure 5-53. 32-Bit DDR3 Interface Using Four 8-Bit DDR3 Devices with V_{TT} Termination

ZQ—////— Value determined according to the DDR memory device data sheet.

5.12.8.2.1.3.2 Compatible JEDEC DDR3 Devices

Table 5-52 shows the parameters of the JEDEC DDR3 devices that are compatible with this interface.

Table 5-52. Compatible JEDEC DDR3 Devices (Per Interface)

| NO. | PARAMETER | CONDITION | MIN | MAX | UNIT |
|-----|--|---|-----------|-----|---------|
| 1 | JEDEC DDR3 device speed grade | $t_{C(DDR_CK)}$ and $t_{C(DDR_CKn)} = 2.5$ ns | DDR3-1600 | | |
| 2 | JEDEC DDR3 device bit width | | x8 | x32 | |
| 3 | JEDEC DDR3 device count ⁽¹⁾ | | 1 | 4 | Devices |

⁽¹⁾ For valid DDR3 device configurations and device counts, see Section 5.12.8.2.1.3.1, Figure 5-49, and Figure 5-51.

5.12.8.2.1.3.3 DDR3 PCB Stackup

The minimum stackup for routing the DDR3 interface is a four-layer stack up as shown in Table 5-53. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.

Table 5-53. Minimum PCB Stackup⁽¹⁾

| LAYER | TYPE | DESCRIPTION |
|-------|--------|-----------------------|
| 1 | Signal | Top signal routing |
| 2 | Plane | Ground |
| 3 | Plane | Split Power Plane |
| 4 | Signal | Bottom signal routing |

All signals that have critical signal integrity requirements should be routed first on layer 1. It may not be possible to route all of these signals on layer 1 which requires some to be routed on layer 4. When this is done, the signal routes on layer 4 should not cross splits in the power plane.

Table 5-54. PCB Stackup Specifications⁽¹⁾

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|---|------|-----|------|------|
| 1 | PCB routing and plane layers | 4 | | | |
| 2 | Signal routing layers | 2 | | | |
| 3 | Full ground reference layers under DDR3 routing region ⁽²⁾ | 1 | | | |
| 4 | Full VDDS_DDR power reference layers under the DDR3 routing region ⁽²⁾ | 1 | | | |
| 5 | Number of reference plane cuts allowed within DDR3 routing region ⁽³⁾ | | | 0 | |
| 6 | Number of layers between DDR3 routing layer and reference plane ⁽⁴⁾ | | | 0 | |
| 7 | PCB routing feature size | | 4 | | mils |
| 8 | PCB trace width, w | | 4 | | mils |
| 9 | PCB BGA escape via pad size ⁽⁵⁾ | | 18 | 20 | mils |
| 10 | PCB BGA escape via hole size | | 10 | | mils |
| 13 | Single-ended impedance, Zo ⁽⁶⁾ | | 50 | 75 | ohms |
| 14 | Impedance control ⁽⁷⁾⁽⁸⁾ | Zo-5 | Zo | Zo+5 | ohms |

- (1) For the DDR3 device BGA pad size, see the DDR3 device manufacturer documentation.
- (2) Ground reference layers are preferred over power reference layers. Be sure to include bypass caps to accommodate reference layer return current as the trace routes switch routing layers.
- (3) No traces should cross reference plane cuts within the DDR3 routing region. High-speed signal traces crossing reference plane cuts create large return current paths which can lead to excessive crosstalk and EMI radiation.
- (4) Reference planes are to be directly adjacent to the signal plane to minimize the size of the return current loop.
- (5) An 18-mil pad assumes Via Channel is the most economical BGA escape. A 20-mil pad may be used if additional layers are available for power routing. An 18-mil pad is required for minimum layer count escape.
- (6) Zo is the nominal singled-ended impedance selected for the PCB.
- (7) This parameter specifies the AC characteristic impedance tolerance for each segment of a PCB signal trace relative to the chosen Zo defined by the single-ended impedance parameter.
- Tighter impedance control is required to ensure flight time skew is minimal. (8)

178 Specifications

Product Folder Links: AM4376 AM4377 AM4378 AM4379



5.12.8.2.1.3.4 DDR3 Placement

Figure 5-54 shows the required placement for the device as well as the DDR3 devices. The dimensions for this figure are defined in Table 5-55. The placement does not restrict the side of the PCB on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space.




Figure 5-54. Placement Specifications

Table 5-55. Placement Specifications⁽¹⁾

| NO. | PARAMETER | MIN MAX | UNIT |
|-----|---|---------|------|
| 1 | X1 ⁽²⁾⁽³⁾⁽⁴⁾ | 1000 | mils |
| 2 | X2 ⁽²⁾⁽³⁾ | 600 | mils |
| 3 | Y Offset ⁽²⁾⁽³⁾⁽⁴⁾ | 1500 | mils |
| 4 | Clearance from non-DDR3 signal to DDR3 keepout region ⁽⁵⁾⁽⁶⁾ | 4 | W |

- (1) DDR3 keepout region to encompass entire DDR3 routing area.
- (2) For dimension definitions, see Figure 5-54.
- (3) Measurements from center of device to center of DDR3 device.
- (4) Minimizing X1 and Y improves timing margins.
- (5) w is defined as the signal trace width.
- (6) Non-DDR3 signals allowed within DDR3 keepout region provided they are separated from DDR3 routing layers by a ground plane.

5.12.8.2.1.3.5 DDR3 Keepout Region

The region of the PCB used for DDR3 circuitry must be isolated from other signals. The DDR3 keepout region is defined for this purpose and is shown in Figure 5-55. This region should encompass all DDR3 circuitry and the region size varies with component placement and DDR3 routing. Additional clearances required for the keepout region are shown in Table 5-55. Non-DDR3 signals should not be routed on the same signal layer as DDR3 signals within the DDR3 keepout region. Non-DDR3 signals may be routed in the region provided they are routed on layers separated from DDR3 signal layers by a ground layer. No breaks should be allowed in the reference ground or VDDS_DDR power plane in this region. In addition, the VDDS_DDR power plane should cover the entire keepout region.




Figure 5-55. DDR3 Keepout Region

5.12.8.2.1.3.6 DDR3 Bulk Bypass Capacitors

Bulk bypass capacitors are required for moderate speed bypassing of the DDR3 and other circuitry. Table 5-56 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the DDR3 interface and DDR3 devices. Additional bulk bypass capacitance may be needed for other circuitry.

Table 5-56. Bulk Bypass Capacitors (1)

| NO. | PARAMETER | MIN | MAX | UNIT |
|-----|---|-----|-----|---------|
| 1 | VDDS_DDR bulk bypass capacitor count | 2 | | Devices |
| 2 | VDDS_DDR bulk bypass total capacitance | 20 | | μF |
| 3 | DDR3#1 bulk bypass capacitor count | 2 | | Devices |
| 4 | DDR3#1 bulk bypass total capacitance | 20 | | μF |
| 5 | DDR3#2 bulk bypass capacitor count ⁽²⁾ | 2 | | Devices |
| 6 | DDR3#2 bulk bypass total capacitance ⁽²⁾ | 20 | | μF |
| 7 | DDR3#3 bulk bypass capacitor count ⁽³⁾ | 2 | | Devices |
| 8 | DDR3#3 bulk bypass total capacitance ⁽³⁾ | 20 | | μF |
| 9 | DDR3#4bulk bypass capacitor count ⁽³⁾ | 2 | | Devices |
| 10 | DDR3#4 bulk bypass total capacitance ⁽³⁾ | 20 | | μF |

⁽¹⁾ These devices should be placed near the devices they are bypassing, but preference should be given to the placement of the highspeed (HS) bypass capacitors and DDR3 signal routing.

- (2) Only used when two DDR3 devices are used.
- (3) Only used when four DDR3 devices are used.



5.12.8.2.1.3.7 DDR3 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critical for proper DDR3 interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass capacitors, device DDR3 power, and device DDR3 ground connections. Table 5-57 contains the specification for the HS bypass capacitors as well as for the power connections on the PCB. Generally speaking, it is good to:

- 1. Fit as many HS bypass capacitors as possible.
- 2. Minimize the distance from the bypass cap to the power terminals being bypassed.
- 3. Use the smallest physical sized capacitors possible with the highest capacitance readily available.
- 4. Connect the bypass capacitor pads to their vias using the widest traces possible and using the largest hole size via possible.
- 5. Minimize via sharing. Note the limites on via sharing shown in Table 5-57.

Table 5-57. High-Speed Bypass Capacitors

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|--|------|------|------|---------|
| 1 | HS bypass capacitor package size ⁽¹⁾ | | 0201 | 0402 | 10 mils |
| 2 | Distance, HS bypass capacitor to VDDS_DDR and VSS terminal being bypassed ⁽²⁾⁽³⁾⁽⁴⁾ | | | 400 | mils |
| 3 | VDDS_DDR HS bypass capacitor count | 20 | | | Devices |
| 4 | VDDS_DDR HS bypass capacitor total capacitance | 1 | | | μF |
| 5 | Trace length from VDDS_DDR and VSS terminal to connection via ⁽²⁾ | | 35 | 70 | mils |
| 6 | Distance, HS bypass capacitor to DDR3 device being bypassed ⁽⁵⁾ | | | 150 | mils |
| 7 | DDR3 device HS bypass capacitor count ⁽⁶⁾ | 12 | | | Devices |
| 8 | DDR3 device HS bypass capacitor total capacitance ⁽⁶⁾ | 0.85 | | | μF |
| 9 | Number of connection vias for each HS bypass capacitor ⁽⁷⁾⁽⁸⁾ | 2 | | | Vias |
| 10 | Trace length from bypass capacitor connect to connection via ⁽²⁾⁽⁸⁾ | | 35 | 100 | mils |
| 11 | Number of connection vias for each DDR3 device power and ground terminal ⁽⁹⁾ | 1 | | | Vias |
| 12 | Trace length from DDR3 device power and ground terminal to connection via ⁽²⁾⁽⁷⁾ | | 35 | 60 | mils |

- (1) LxW, 10-mil units; for example, a 0402 is a 40x20-mil surface-mount capacitor.
- (2) Closer and shorter is better.
- (3) Measured from the nearest VDDS_DDR and ground terminal to the center of the capacitor package.
- (4) Three of these capacitors should be located underneath the device, between the cluster of VDDS_DDR and ground terminals, between the DDR3 interfaces on the package.
- (5) Measured from the DDR3 device power and ground terminal to the center of the capacitor package.
- (6) Per DDR3 device.
- (7) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. No sharing of vias is permitted on the same side of the board.
- (8) An HS bypass capacitor may share a via with a DDR3 device mounted on the same side of the PCB. A wide trace should be used for the connection and the length from the capacitor pad to the DDR3 device pad should be less than 150 mils.
- (9) Up to a total of two pairs of DDR3 power and ground terminals may share a via.

5.12.8.2.1.3.8 Return Current Bypass Capacitors

Use additional bypass capacitors if the return current reference plane changes due to DDR3 signals hopping from one signal layer to another. The bypass capacitor here provides a path for the return current to hop planes along with the signal. As many of these return current bypass capacitors should be used as possible. Since these are returns for signal current, the signal via size may be used for these capacitors.



5.12.8.2.1.3.9 DDR3 Net Classes

Table 5-58 lists the clock net classes for the DDR3 interface. Table 5-59 lists the signal net classes, and associated clock net classes, for signals in the DDR3 interface. These net classes are used for the termination and routing rules that follow.

Table 5-58. Clock Net Class Definitions

| CLOCK NET CLASS | PIN NAMES |
|-----------------|------------------------|
| CK | DDR_CK and DDR_CKn |
| DQS0 | DDR_DQS0 and DDR_DQSn0 |
| DQS1 | DDR_DQS1 and DDR_DQSn1 |
| DQS2 | DDR_DQS2 and DDR_DQSn2 |
| DQS3 | DDR_DQS3 and DDR_DQSn3 |

Table 5-59. Signal Net Class Definitions

| SIGNAL NET CLASS | ASSOCIATED CLOCK NET CLASS | PIN NAMES |
|------------------|-------------------------------|---|
| ADDR_CTRL | СК | DDR_BA[2:0], DDR_A[15:0], DDR_CSn0, DDR_CSn1, DDR_CASn, DDR_RASn, DDR_WEn, DDR_CKE0, DDR_CKE1, DDR_ODT0, DDR_ODT1 |
| DQ0 | DQS0 | DDR_D[7:0], DDR_DQM0 |
| DQ1 | DQS1 | DDR_D[15:8], DDR_DQM1 |
| DQ2 | DQS2 | DDR_D[23:16], DDR_DQM2 |
| DQ3 | DQS3 | DDR_D[31:24], DDR_DQM3 |

5.12.8.2.1.3.10 DDR3 Signal Termination

Signal terminations are required for the CK and ADDR CTRL net class signals. On-device terminations (ODTs) are required on the DQS[x] and DQ[x] net class signals. Detailed termination specifications are covered in the routing rules in the following sections.

Figure 5-50 provides an example DDR3 schematic with a single 16-bit DDR3 memory device that does not have V_{TT} termination on the address and control signals. A typical DDR3 point-to-point topology may provide acceptable signal integrity without V_{TT} termination. System performance should be verified by performing signal integrity analysis using specific PCB design details before implementing this topology.

5.12.8.2.1.3.11 DDR3 DDR VREF Routing

DDR_VREF is used as a reference by the input buffers of the DDR3 memories as well as the device. DDR_VREF is intended to be half the DDR3 power supply voltage and is typically generated with a voltage divider connected to the VDDS_DDR power supply. It should be routed as a nominal 20-mil wide trace with 0.1 µF bypass capacitors near each device connection. Narrowing of DDR_VREF is allowed to accommodate routing congestion.

5.12.8.2.1.3.12 DDR3 VTT

Like DDR_VREF, the nominal value of the VTT supply is half the DDR3 supply voltage. Unlike DDR_VREF, VTT is expected to source and sink current, specifically the termination current for the ADDR_CTRL net class Thevinen terminators. VTT is needed at the end of the address bus and it should be routed as a power subplane. VTT should be bypassed near the terminator resistors.



5.12.8.2.1.4 DDR3 CK and ADDR_CTRL Topologies and Routing Definition


The CK and ADDR_CTRL net classes are routed similarly and are length matched to minimize skew between them. CK is a bit more complicated because it runs at a higher transition rate and is differential. The following subsections show the topology and routing for various DDR3 configurations for CK and ADDR_CTRL. The figures in the following subsections define the terms for the routing specification detailed in Table 5-60.

5.12.8.2.1.4.1 Using Two DDR3 Devices (x8 or x16)

Two DDR3 devices are supported on the DDR3 interface consisting of two x8 DDR3 devices arranged as one 16-bit bank or two x16 DDR3 devices arranged as one 32-bit bank. These two devices may be mounted on a single side of the PCB, or may be mirrored in a pair to save board space at a cost of increased routing complexity and parts on the backside of the PCB.

5.12.8.2.1.4.2 CK and ADDR_CTRL Topologies, Two DDR3 Devices

Figure 5-56 shows the topology of the CK net classes and Figure 5-57 shows the topology for the corresponding ADDR CTRL net classes.



NOTE: For routing definitions, see Table 5-60, CK and ADDR_CTRL Routing Specification.

Figure 5-56. CK Topology for Two DDR3 Devices


DDR3 Address and Control Input Buffers

Device Address and Control Output Buffer

Figure 5-57. ADDR_CTRL Topology for Two DDR3 Devices

5.12.8.2.1.4.3 CK and ADDR_CTRL Routing, Two DDR3 Devices

Figure 5-58 shows the CK routing for two DDR3 devices placed on the same side of the PCB. Figure 5-59 shows the corresponding ADDR_CTRL routing.



NOTE: For routing definitions, see Table 5-60, CK and ADDR_CTRL Routing Specification.

Figure 5-58. CK Routing for Two Single-Side DDR3 Devices





Figure 5-59. ADDR_CTRL Routing for Two Single-Side DDR3 Devices



To save PCB space, the two DDR3 memories may be mounted as a mirrored pair at a cost of increased routing and assembly complexity. Figure 5-60 and Figure 5-61 show the routing for CK and ADDR_CTRL, respectively, for two DDR3 devices mirrored in a single-pair configuration.



NOTE: For routing definitions, see Table 5-60, CK and ADDR_CTRL Routing Specification.

Figure 5-60. CK Routing for Two Mirrored DDR3 Devices





Figure 5-61. ADDR_CTRL Routing for Two Mirrored DDR3 Devices

5.12.8.2.1.4.4 Using Four 8-Bit DDR3 Devices

Two DDR3 devices are supported on the DDR3 interface consisting of four x8 DDR3 devices arranged as one 32-bit bank. These four devices may be mounted on a single side of the PCB, or may be mirrored in pairs to save board space at a cost of increased routing complexity and parts on the backside of the PCB.

5.12.8.2.1.4.5 CK and ADDR_CTRL Topologies, Four DDR3 Devices

Figure 5-62 shows the topology of the CK net classes and Figure 5-63 shows the topology for the corresponding ADDR CTRL net classes.



NOTE: For routing definitions, see Table 5-60, CK and ADDR_CTRL Routing Specification.

Figure 5-62. CK Topology for Four DDR3 Devices

DDR Address and Control Input Buffers AS AS AS AS Address and Control Terminator Device Rtt Address and Control A2 А3 A1 **A3** A4 **Output Buffer**


NOTE: For routing definitions, see Table 5-60, CK and ADDR_CTRL Routing Specification.

Figure 5-63. ADDR_CTRL Topology for Four DDR3 Devices

5.12.8.2.1.4.6 CK and ADDR_CTRL Routing, Four DDR3 Devices

Figure 5-64 shows the CK routing for four DDR3 devices placed on the same side of the PCB. Figure 5-65 shows the corresponding ADDR CTRL routing.





NOTE: For routing definitions, see Table 5-60, CK and ADDR_CTRL Routing Specification.

Figure 5-64. CK Routing for Four Single-Side DDR3 Devices




Figure 5-65. ADDR_CTRL Routing for Four Single-Side DDR3 Devices

To save PCB space, the four DDR3 memories may be mounted as a mirrored pair at a cost of increased routing and assembly complexity. Figure 5-66 and Figure 5-67 show the routing for CK and ADDR_CTRL, respectively, for four DDR3 devices mirrored in a single-pair configuration.




Figure 5-66. CK Routing for Four Mirrored DDR3 Devices




Figure 5-67. ADDR_CTRL Routing for Four Mirrored DDR3 Devices



5.12.8.2.1.4.7 One 16-Bit DDR3 Device

A single DDR3 device is supported on the DDR3 interface consisting of one x16 DDR3 device arranged as one 16-bit bank.

5.12.8.2.1.4.8 CK and ADDR_CTRL Topologies, One DDR3 Device

Figure 5-68 shows the topology of the CK net classes and Figure 5-69 shows the topology for the corresponding ADDR_CTRL net classes.

DDR3 Differential CK Input Buffer




Figure 5-68. CK Topology for One DDR3 Device

DDR3 Address and Control Input Buffers




Figure 5-69. ADDR_CTRL Topology for One DDR3 Device

5.12.8.2.1.4.9 CK and ADDR_CTRL Routing, One DDR3 Device

Figure 5-70 shows the CK routing for one DDR3 device. Figure 5-71 shows the corresponding ADDR_CTRL routing.




Figure 5-70. CK Routing for One DDR3 Device




Figure 5-71. ADDR_CTRL Routing for One DDR3 Device

5.12.8.2.1.5 Data Topologies and Routing Definition

No matter the number of DDR3 devices used, the data line topology is always point to point, so its definition is simple.

5.12.8.2.1.5.1 DQS[x] and DQ[x] Topologies, Any Number of Allowed DDR3 Devices

DQS[x] lines are point-to-point differential, and DQ[x] lines are point-to-point singled ended. Figure 5-72 and Figure 5-73 show these topologies.






Figure 5-73. DQ[x] Topology

5.12.8.2.1.5.2 DQS[x] and DQ[x] Routing, Any Number of Allowed DDR3 Devices

Figure 5-74 and Figure 5-75 show the DQS[x] and DQ[x] routing.




Figure 5-74. DQS[x] Routing With Any Number of Allowed DDR3 Devices




Figure 5-75. DQ[x] Routing With Any Number of Allowed DDR3 Devices




5.12.8.2.1.6 Routing Specification

5.12.8.2.1.6.1 CK and ADDR CTRL Routing Specification

Skew within the CK and ADDR CTRL net classes directly reduces setup and hold margin and, thus, this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. A metric to establish this maximum length is Manhattan distance. The Manhattan distance between two points on a PCB is the length between the points when connecting them only with horizontal or vertical segments. A reasonable trace route length is to within a percentage of its Manhattan distance. CACLM is defined as Clock Address Control Longest Manhattan distance.

Given the clock and address pin locations on the device and the DDR3 memories, the maximum possible Manhattan distance can be determined given the placement. Figure 5-76 shows this distance for two loads. It is from this distance that the specifications on the lengths of the transmission lines for the address bus are determined. CACLM is determined similarly for other address bus configurations; that is, it is based on the longest net of the CK and ADDR_CTRL net class. For CK and ADDR_CTRL routing, these specifications are contained in Table 5-60.





A. It is very likely that the longest CK and ADDR_CTRL Manhattan distance will be for Address Input 8 (A8) on the DDR3 memories. CACLM is based on the longest Manhattan distance due to the device placement. Verify the net class that satisfies this criteria and use as the baseline for CK and ADDR_CTRL skew matching and length control.

The length of shorter CK and ADDR_CTRL stubs as well as the length of the terminator stub are not included in this length calculation. Non-included lengths are grayed out in the figure.

Assuming A8 is the longest, CACLM = CACLMY + CACLMX + 300 mils.

The extra 300 mils allows for routing down lower than the DDR3 memories and returning up to reach A8.

Figure 5-76. CACLM for Two or Four Address Loads on One Side of PCB

Table 5-60. CK and ADDR_CTRL Routing Specification(1)(2)(3)

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|------------------------|-----|-----|------|------|
| 1 | A1+A2 length | | | 2500 | mils |
| 2 | A1+A2 skew | | | 25 | mils |
| 3 | A3 length | | | 660 | mils |
| 4 | A3 skew ⁽⁴⁾ | | | 25 | mils |
| 5 | A3 skew ⁽⁵⁾ | | | 125 | mils |

Table 5-60. CK and ADDR_CTRL Routing Specification(1)(2)(3) (continued)

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|---|----------|-------|----------|------|
| 6 | A4 length | | | 660 | mils |
| 7 | A4 skew | | | 25 | mils |
| 8 | AS length | | | 100 | mils |
| 9 | AS skew | | | 25 | mils |
| 10 | AS+ and AS- length | | | 70 | mils |
| 11 | AS+ and AS- skew | | | 5 | mils |
| 12 | AT length ⁽⁶⁾ | | 500 | | mils |
| 13 | AT skew ⁽⁷⁾ | | 100 | | mils |
| 14 | AT skew ⁽⁸⁾ | | | 5 | mils |
| 15 | CK and ADDR_CTRL nominal trace length ⁽⁹⁾ | CACLM-50 | CACLM | CACLM+50 | mils |
| 16 | Center-to-center CK to other DDR3 trace spacing ⁽¹⁰⁾ | 4 | | | W |
| 17 | Center-to-center ADDR_CTRL to other DDR3 trace spacing ⁽¹⁰⁾⁽¹¹⁾ | 4 | | | W |
| 18 | Center-to-center ADDR_CTRL to other ADDR_CTRL trace spacing ⁽¹⁰⁾ | 3 | | | W |
| 19 | CK center-to-center spacing ⁽¹²⁾ | | | | |
| 20 | CK spacing to other net ⁽¹⁰⁾ | 4 | | | W |
| 21 | Rcp ⁽¹³⁾ | Zo-1 | Zo | Zo+1 | ohms |
| 22 | Rtt ⁽¹³⁾⁽¹⁴⁾ | Zo-5 | Zo | Zo+5 | ohms |

- (1) CK represents the clock net class, and ADDR_CTRL represents the address and control signal net class.
- (2) The use of vias should be minimized.
- (3) Additional bypass capacitors are required when using the VDDS_DDR plane as the reference plane to allow the return current to jump between the VDDS_DDR plane and the ground plane when the net class switches layers at a via.
- (4) Mirrored configuration (one DDR3 device on top of the board and one DDR3 device on the bottom).
- (5) Non-mirrored configuration (all DDR3 memories on same side of PCB).
- (6) While this length can be increased for convenience, its length should be minimized.
- (7) ADDR_CTRL net class only (not CK net class). Minimizing this skew is recommended, but not required.
- (8) CK net class only.
- (9) CACLM is the longest Manhattan distance of the CK and ADDR_CTRL net classes + 300 mils. For definition, see Section 5.12.8.2.1.6.1 and Figure 5-76.
- (10) Center-to-center spacing is allowed to fall to minimum (w) for up to 1250 mils of routed length.
- (11) Signals from one DQ net class should be considered other DDR3 traces to another DQ net class.
- (12) CK spacing set to ensure proper differential impedance. Differential impedance should be Zo x 2, where Zo is the single-ended impedance defined in Table 5-54.
- (13) Source termination (series resistor at driver) is specifically not allowed.
- (14) Termination values should be uniform across the net class.

5.12.8.2.1.6.2 DQS[x] and DQ[x] Routing Specification


Skew within the DQS[x] and DQ[x] net classes directly reduces setup and hold margin and, thus, this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. DQLMn is defined as DQ Longest Manhattan distance n, where n is the byte number. For a 16-bit interface, there are two DQLMs, DQLM0-DQLM1.

NOTE

It is not required, nor is it recommended, to match the lengths across all bytes. Length matching is only required within each byte.

Given the DQS[x] and DQ[x] pin locations on the device and the DDR3 memories, the maximum possible Manhattan distance can be determined given the placement. Figure 5-77 shows this distance for a two-load case. It is from this distance that the specifications on the lengths of the transmission lines for the data bus are determined. For DQS[x] and DQ[x] routing, these specifications are contained in Table 5-61.





There are four DQLMs, one for each byte (16-bit interface). Each DQLM is the longest Manhattan distance of the byte; therefore:

DQLM0 = DQLMX0 + DQLMY0 DQLM1 = DQLMX1 + DQLMY1 DQLM2 = DQLMX2 + DQLMY2 DQLM3 = DQLMX3 + DQLMY3

Figure 5-77. DQLM for Any Number of Allowed DDR3 Devices

Table 5-61. DQS[x] and DQ[x] Routing Specification(1)(2)

| NO. | PARAMETER | MIN | TYP MAX | UNIT |
|-----|--|-----|---------|------|
| 1 | DQ0 nominal length ⁽³⁾⁽⁴⁾ | | DQLM0 | mils |
| 2 | DQ1 nominal length ⁽³⁾⁽⁵⁾ | | DQLM1 | mils |
| 3 | DQ2 nominal length | | DQLM2 | mils |
| 4 | DQ3 nominal length | | DQLM3 | mils |
| 5 | DQ[x] skew ⁽⁶⁾ | | 25 | mils |
| 6 | DQS[x] skew | | 5 | mils |
| 7 | DQS[x]-to-DQ[x] skew ⁽⁶⁾⁽⁷⁾ | | 25 | mils |
| 8 | Center-to-center DQ[x] to other DDR3 trace spacing ⁽⁸⁾⁽⁹⁾ | 4 | | W |
| 9 | Center-to-center DQ[x] to other DQ[x] trace spacing ⁽⁸⁾⁽¹⁰⁾ | 3 | | W |
| 10 | DQS[x] center-to-center spacing ⁽¹¹⁾ | | | |
| 11 | DQS[x] center-to-center spacing to other net ⁽⁸⁾ | 4 | | W |

- (1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.
- (2) External termination disallowed. Data termination should use built-in ODT functionality.
- (3) DQLMn is the longest Manhattan distance of a byte. For definition, see Section 5.12.8.2.1.6.2 and Figure 5-77.
- (4) DQLM0 is the longest Manhattan length for the DQ0 net class.
- (5) DQLM1 is the longest Manhattan length for the DQ1 net class.
- (6) Length matching is only done within a byte. Length matching across bytes is not required. To maintain tighter delay skew, route the DQ[x] and DQS[x] signals within a byte to have same number of VIA and layer transitions.
- (7) Each DQS clock net class is length matched to its associated DQ signal net class.
- (8) Center-to-center spacing is allowed to fall to minimum for up to 1250 mils of routed length.
- (9) Other DDR3 trace spacing means signals that are not part of the same DQ[x] signal net class.
- (10) This applies to spacing within same DQ[x] signal net class.
- (11) DQS[x] pair spacing is set to ensure proper differential impedance. Differential impedance should be Zo x 2, where Zo is the single-ended impedance defined in Table 5-54.



5.12.8.2.2 LPDDR2 Routing Guidelines

This section provides the timing specification for the LPDDR2 interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable LPDDR2 memory system without the need for a complex timing closure process. For more information regarding guidelines for using this LPDDR2 specification, see the Understanding TI's PCB Routing Rule-Based DDR Timing Specification application report (SPRAAVO). This application report provides generic guidelines and approach. All the specifications provided in the data manual take precedence over the generic guidelines and must be adhered to for a reliable LPDDR2 interface operation.

5.12.8.2.2.1 LPDDR2 Board Designs

TI only supports board designs utilizing LPDDR2 memory that follow the guidelines in this document. The switching characteristics and timing diagram for the LPDDR2 memory interface are shown in Table 5-62 and Figure 5-78.

Table 5-62. Switching Characteristics for LPDDR2 Memory Interface

| N | Ο. | PARAMETER | | MIN | MAX | UNIT |
|---|----|------------------------|--------------------------------|------|---------------------|------|
| | 1 | t _{c(DDR_CK)} | Cycle time, DDR_CK and DDR_CKn | 7.52 | 3.76 ⁽¹⁾ | ns |

(1) The JEDEC JESD209-2F standard defines the maximum clock period of 100 ns for all standard-speed bin LPDDR2 memory. The device has only been tested per the limits published in this table.




Figure 5-78. LPDDR2 Memory Interface Clock Timing

5.12.8.2.2.2 LPDDR2 Device Configurations

There are several possible combinations of device counts and single-side or dual-side mounting. Table 5-63 lists all the supported configurations.

Table 5-63. Supported LPDDR2 Device Combinations

| NUMBER OF LPDDR2 DEVICES | LPDDR2 DEVICE WIDTH (BITS) | MIRRORED? ⁽¹⁾ | LPDDR2 EMIF WIDTH (BITS) |
|-----------------------------|----------------------------|--------------------------|--------------------------|
| 1 | 32 | N | 32 |
| 2 ⁽²⁾ | 32 | N | 32 |
| 1 | 16 | N | 16 |
| 2 ⁽²⁾ | 16 | N | 16 |

Two LPDDR2 devices are mirrored when one device is placed on the top of the board and the second device is placed on the bottom of the board.

Details on treating unused pins are listed in Section 5.12.8.2.2.3.1.

⁽²⁾ Two devices are supported only with twin-die configuration which embeds two devices in the same package.



5.12.8.2.2.3 LPDDR2 Interface

5.12.8.2.2.3.1 LPDDR2 Interface Schematic

The LPDDR2 interface schematic varies, depending upon the width of the LPDDR2 devices used. Figure 5-79 shows the schematic connections for 16-bit interface using one x16 LPDDR2 device. Two x16 LPDDR2 devices are supported for twin-die configuration which embeds two devices in the same package.




Figure 5-79. 16-Bit Interface Using One 16-Bit LPDDR2 Device

Figure 5-80 shows the schematic connections for 32-bit interface using one x32 LPDDR2 device.




Figure 5-80. 32-Bit Interface Using One 32-Bit LPDDR2 Device

When not using a part of LPDDR2 interface (using x16 or not using the LPDDR2 interface):

- Connect the VDDS_DDR supply to 1.8 V
- Connect the DDR_VREF supply to 0.9 V
- Tie off DDR_DQS[x] (x=0,1,2,3) that are unused to VSS via 1-K ohm
- Tie off DDR_DQSn[x] (x=0,1,2,3) that are unused to VDDS_DDR via 1-K ohm
- All other unused pins can be left as NC.

Note: All the unused DDR ADDR_CTRL lines used for DDR3 operation should be left as NC.



5.12.8.2.2.3.2 Compatible JEDEC LPDDR2 Devices

Table 5-64 shows the supported LPDDR2 device configurations which are compatible with this interface.

Table 5-64. Compatible JEDEC LPDDR2 Devices (Per Interface)

| NO. | PARAMETER | CONDITION | MIN | MAX | UNIT |
|-----|---------------------------------|--|------------|------------------|---------|
| 1 | JEDEC LPDDR2 device speed grade | $t_{c(DDR_CK)}$ and $t_{c(DDR_CKn)}$ | LPDDR2-533 | | |
| 2 | JEDEC LPDDR2 device bit width | | x16 | x32 | Bits |
| 3 | JEDEC LPDDR2 device count | | 1 | 2 ⁽¹⁾ | Devices |

⁽¹⁾ Two devices are supported only with twin-die configuration which embeds two devices in the same package.

5.12.8.2.2.3.3 LPDDR2 PCB Stackup

Table 5-65 shows the minimum stackup requirements. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.

Table 5-65. Minimum PCB Stackup

| LAYER | TYPE | DESCRIPTION | |
|-------|--------------|-----------------------------|--|
| 1 | Signal | Top signal routing | |
| 2 | Plane Ground | | |
| 3 | Plane Power | | |
| 4 | Signal | ignal Bottom signal routing | |

PCB stackup specifications for LPDDR2 interface are listed in Table 5-66.

Table 5-66. PCB Stackup Specifications⁽¹⁾

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|---|------|-----|------|------|
| 1 | PCB routing and plane layers | 4 | | | |
| 2 | Signal routing layers | 2 | | | |
| 3 | Full ground reference layers under LPDDR2 routing region ⁽¹⁾ | 1 | | | |
| 4 | Full VDDS_DDR power reference layers under the LPDDR2 routing region ⁽¹⁾ | 1 | | | |
| 5 | Number of reference plane cuts allowed within LPDDR2 routing region ⁽²⁾ | | | 0 | |
| 6 | Number of layers between LPDDR2 routing layer and reference plane ⁽³⁾ | | | 0 | |
| 7 | PCB routing feature size | | 4 | | mils |
| 8 | PCB trace width, w | | 4 | | mils |
| 9 | PCB BGA escape via pad size ⁽⁴⁾ | | 18 | 20 | mils |
| 10 | PCB BGA escape via hole size | | 10 | | mils |
| 11 | Single-ended impedance, Zo ⁽⁵⁾ | | 50 | 75 | ohms |
| 12 | Impedance control ⁽⁶⁾⁽⁷⁾ | Zo-5 | Zo | Zo+5 | ohms |

⁽¹⁾ Ground reference layers are preferred over power reference layers. Be sure to include bypass caps to accommodate reference layer return current as the trace routes switch routing layers.

(7) Tighter impedance control is required to ensure flight time skew is minimal.

⁽²⁾ No traces should cross reference plane cuts within the LPDDR2 routing region. High-speed signal traces crossing reference plane cuts create large return current paths which can lead to excessive crosstalk and EMI radiation.

⁽³⁾ Reference planes are to be directly adjacent to the signal plane to minimize the size of the return current loop.

⁽⁴⁾ An 18-mil pad assumes Via Channel is the most economical BGA escape. A 20-mil pad may be used if additional layers are available for power routing. An 18-mil pad is required for minimum layer count escape.

⁽⁵⁾ Zo is the nominal singled-ended impedance selected for the PCB.

⁽⁶⁾ This parameter specifies the AC characteristic impedance tolerance for each segment of a PCB signal trace relative to the chosen Zo defined by the single-ended impedance parameter.

5.12.8.2.2.3.4 LPDDR2 Placement

Figure 5-81 shows the placement rules for the device as well as the LPDDR2 memory device. Placement restrictions are provided as a guidance to restrict maximum trace lengths and allow for proper routing space.




Figure 5-81. Placement Specifications

Table 5-67. Placement Specifications (1)

| NO. | PARAMETER | MIN MAX | UNIT |
|-----|---|---------|------|
| 1 | X1 Offset ⁽²⁾⁽³⁾ | 1500 | mils |
| 2 | Y Offset ⁽²⁾⁽³⁾⁽⁴⁾ | 1500 | mils |
| 3 | Clearance from non-LPDDR2 signal to LPDDR2 keepout region ⁽⁴⁾⁽⁵⁾ | 4 | W |

- (1) LPDDR2 keepout region to encompass entire LPDDR2 routing area.
- (2) Measurements from center of device to center of LPDDR2 device.
- (3) Minimizing X1 and Y improves timing margins.
- (4) w is defined as the signal trace width.
- (5) Non-LPDDR2 signals allowed within LPDDR2 keepout region provided they are separated from LPDDR2 routing layers by a ground plane.

5.12.8.2.2.3.5 LPDDR2 Keepout Region

The region of the PCB used for LPDDR2 circuitry must be isolated from other signals. The LPDDR2 keepout region is defined for this purpose and is shown in Figure 5-82. This region should encompass all LPDDR2 circuitry and the region size varies with component placement and LPDDR2 routing. Non-LPDDR2 signals should not be routed on the same signal layer as LPDDR2 signals within the LPDDR2 keepout region. Non-LPDDR2 signals may be routed in the region provided they are routed on layers separated from LPDDR2 signal layers by a ground layer. No breaks should be allowed in the reference ground or VDDS DDR power plane in this region. In addition, the VDDS_DDR power plane should cover the entire keepout region.




Figure 5-82. LPDDR2 Keepout Region



5.12.8.2.2.3.6 LPDDR2 Net Classes

Table 5-68. Clock Net Class Definitions for the LPDDR2 Interface

| CLOCK NET CLASS | PIN NAMES |
|-----------------|------------------------|
| CK | DDR_CK and DDR_CKn |
| DQS0 | DDR_DQS0 and DDR_DQSn0 |
| DQS1 | DDR_DQS1 and DDR_DQSn1 |
| DQS2 | DDR_DQS2 and DDR_DQSn2 |
| DQS3 | DDR_DQS3 and DDR_DQSn3 |

Table 5-69. Signal Net Class and Associated Clock Net Class for LPDDR2 Interface

| SIGNAL NET CLASS | ASSOCIATED CLOCK NET CLASS | PIN NAMES |
|------------------|-------------------------------|--|
| ADDR_CTRL | СК | DDR_BA[2:0], DDR_CSn0, DDR_CSn1, DDR_CKE0, DDR_CKE1, DDR_RASn, DDR_CASn, DDR_WEn, DDR_A1, DDR_A2, DDR_A10, DDR_A13 |
| DQ0 | DQS0 | DDR_D[7:0], DDR_DQM0 |
| DQ1 | DQS1 | DDR_D[15:8], DDR_DQM1 |
| DQ2 | DQS2 | DDR_D[23:16], DDR_DQM2 |
| DQ3 | DQS3 | DDR_D[31:24], DDR_DQM3 |

5.12.8.2.2.3.7 LPDDR2 Signal Termination

On-device termination (ODT) is available for DQ[3:0] signal net classes, but is not specifically required for normal operation. System designers may evaluate the need for additional series termination if required based on signal integrity, EMI and overshoot/undershoot reduction.


5.12.8.2.2.3.8 LPDDR2 DDR VREF Routing

DDR_VREF is the reference voltage for the input buffers on the LPDDR2 memory as well as the device. DDR_VREF is intended to be half the LPDDR2 power supply voltage and is typically generated with a voltage divider connected to the VDDS_DDR power supply. It should be routed as a nominal 20-mil wide trace with 0.1-µF bypass capacitors near each device connection. Narrowing of DDR_VREF is allowed to accommodate routing congestion.

5.12.8.2.2.4 Routing Specification

DQS[x] and DQ[x] Routing Specification

DQS[x] lines are point-to-point differential and DQ[x] lines are point-to-point single ended. Figure 5-83 and Figure 5-84 represent the supported topologies. Figure 5-85 and Figure 5-86 show the DQS[x] and DQ[x] routing. Figure 5-87 shows the DQLM for the LPDDR2 interface.



x = 0, 1, 2, 3


Figure 5-83. DQS[x] Topology






x = 0, 1, 2, 3

Figure 5-84. DQ[x] Topology



x = 0, 1, 2, 3


Figure 5-85. DQS[x] Routing



x = 0, 1, 2, 3

Figure 5-86. DQ[x] Routing





There are four DQLMs, one for each data byte, in a 32-bit interface and two DQLMs, one for each data byte, in a 16-bit interface. Each DQLM is the longest Manhattan distance of the byte.

Figure 5-87. DQLM for LPDDR2 Interface

Trace routing specifications for the DQ[x] and the DQS[x] are specified in Table 5-70.

Table 5-70. DQS[x] and DQ[x] Routing Specification(1)(2)

| NO. | PARAMETER | MIN | TYP MAX | UNIT |
|-----|--|-----|---------|------|
| 1 | DQ0 nominal length ⁽³⁾⁽⁴⁾ | | DQLM0 | mils |
| 2 | DQ1 nominal length ⁽³⁾⁽⁵⁾ | | DQLM1 | mils |
| 3 | DQ2 nominal length ⁽³⁾⁽⁶⁾ | | DQLM2 | mils |
| 4 | DQ3 nominal length (3)(7) | | DQLM3 | mils |
| 5 | DQ[x] skew ⁽⁸⁾ | | 50 | mils |
| 6 | DQS[x] skew | | 10 | mils |
| 7 | Via count per each trace in DQ[x], DQS[x] | | 2 | |
| 8 | Via count difference across a given DQ[x], DQS[x] | | 0 | |
| 9 | DQS[x]-to-DQ[x] skew ⁽⁸⁾⁽⁹⁾ | | 50 | mils |
| 10 | Center-to-center DQ[x] to other LPDDR2 trace spacing ⁽¹⁰⁾⁽¹¹⁾ | 4 | | w |
| 11 | Center-to-center DQ[x] to other DQ[x] trace spacing ⁽¹⁰⁾⁽¹²⁾ | 3 | | W |
| 12 | DQS[x] center-to-center spacing ⁽¹³⁾ | | | |
| 13 | DQS[x] center-to-center spacing to other net ⁽¹⁰⁾ | 4 | | W |

- DQS[x] represents the DQS0, DQS1, DQS2, DQS3 clock net classes, and DQ[x] represents the DQ0, DQ1, DQ2, DQ3 signal net classes.
- (2) External termination disallowed. Data termination should use built-in ODT functionality.
- (3) DQLMn is the longest Manhattan distance of a byte.
- (4) DQLM0 is the longest Manhattan length for the DQ0 net class.
- (5) DQLM1 is the longest Manhattan length for the DQ1 net class.
- (6) DQLM2 is the longest Manhattan length for the DQ2 net class.
- (7) DQLM3 is the longest Manhattan length for the DQ3 net class.
- (8) Length matching is only done within a byte. Length matching across bytes is not required.
- (9) Each DQS clock net class is length matched to its associated DQ signal net class.
- (10) Center-to-center spacing is allowed to fall to minimum for up to 1000 mils of routed length.
- (11) Other LPDDR2 trace spacing means signals that are not part of the same DQ[x] signal net class.
- (12) This applies to spacing within same DQ[x] signal net class.
- (13) DQS[x] pair spacing is set to ensure proper differential impedance. Differential impedance should be Zo x 2, where Zo is the single-ended impedance.

CK and ADDR_CTRL Routing Specification

CK signals are routed as point-to-point differential, and ADDR_CTRL signals are routed as point-to-point single ended. The supported topology for CK and ADDR_CTRL are shown in Figure 5-88 through Figure 5-91. Note that ADDR_CTRL are routed very similar to DQ and CK is routed very similar to DQS.




Figure 5-88. CK Signals Topology



Figure 5-89. ADDR_CTRL Signals Topology




Figure 5-90. CK Signals Routing





Figure 5-91. ADDR_CTRL Signals Routing





CACLM is the longest Manhattan distance of the CK/ADDR_CTRL signal class.

Figure 5-92. CACLM for LPDDR2 Interface

Trace routing specifications for the CK and the ADD_CTRL are specified in Table 5-71.

Table 5-71. CK and ADDR_CTRL Routing Specification

| NO. | PARAMETER | MIN | TYP MAX | UNIT |
|-----|--|-----|---------|------|
| 1 | CK and ADDR_CTRL nominal trace length ⁽¹⁾ | | CACLM | mils |
| 2 | ADDR_CTRL skew | | 50 | mils |
| 3 | CK skew | | 10 | mils |
| 4 | Via count per each trace ADDR_CTRL, CK | | 2 | |
| 5 | Via count difference across ADDR_CTRL, CK | | 0 | |
| 6 | ADDR_CTRL-to-CK skew | | 50 | mils |
| 7 | Center-to-center ADDR_CTRL to other LPDDR2 trace spacing ⁽²⁾⁽³⁾ | 4 | | W |
| 8 | Center-to-center ADDR_CTRL to other ADDR_CTRL trace spacing ⁽²⁾ | 3 | | W |
| 9 | CK center-to-center spacing ⁽⁴⁾ | | | |
| 10 | CK center-to-center spacing to other net ⁽²⁾ | 4 | | W |

- (1) CACLM is the longest Manhattan distance of ADDR_CTRL and CK.
- (2) Center-to-center spacing is allowed to fall to minimum for up to 1000 mils of routed length.
- (3) Other LPDDR2 trace spacing means signals that are not part of the same CK, ADDR_CTRL signal net class.
- (4) CK pair spacing is set to ensure proper differential impedance. Differential impedance should be Zo x 2, where Zo is the single ended impedance.



5.12.9 Display Subsystem (DSS)

NOTE

For more information, see the Display Subsystem chapter of the *AM437x Sitara Processors Technical Reference Manual* (SPRUHL7).

The display subsystem (DSS) provides the logic to display the video frame from external (SDRAM) or internal (SRAM) memory on an LCD panel or a TV set. The display subsystem integrates the following elements:

- Display controller (DISPC) module
- · Remote frame buffer interface (RFBI) module

The DSS can be used in the following configuration: LCD display with parallel interface

5.12.9.1 DSS—Parallel Interface

In parallel interface, the paths of the display subsystem modules are the display controller and the RFBI. The display controller has two I/O pad modes and could be in the following configuration:

- Bypass mode (RFBI disabled), which implements the MIPI DPI protocol
- RFBI mode (RFBI enabled), which implements MIPI DBI 2.0 type B protocol

5.12.9.1.1 DSS—Parallel Interface—Bypass Mode

Two types of LCD panel are supported:

- · Thin film transistor (TFT) or active matrix technology
- Supertwisted nematic (STN) or passive matrix technology

Both configurations are discussed in the following paragraphs.

5.12.9.1.1.1 DSS—Parallel Interface—Bypass Mode—TFT Mode

Table 5-73 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-93).

Table 5-72. DSS Timing Conditions—TFT Mode


| | TIMING CONDITION PARAMETER | VAI | UNIT | | | | |
|------------------|----------------------------|-----|------|----|--|--|--|
| | | MIN | MAX | | | | |
| Output Condition | Output Condition | | | | | | |
| C_{LOAD} | Output load capacitance | | 10 | pF | | | |

Table 5-73. DSS Switching Characteristics—TFT Mode

| NO. | PARAMETER | | ОР | P100 | OPP50 | | UNIT |
|-----|-------------------------------|---|----------------------|-------------------------|----------------------|-------------------------|------|
| | | | MIN | MAX | MIN | MAX | |
| DL0 | t _{d(pclkA-hsync)} | Delay time, output pixel clock dss_pclk active edge to output horizontal synchronization dss_hsync transition | -1.4 | 1.4 | -2.5 | 2.5 | ns |
| DL1 | t _{d(pclkA-vsync)} | Delay time, output pixel clock dss_pclk active edge to output vertical synchronization dss_vsync transition | -1.4 | 1.4 | -2.5 | 2.5 | ns |
| DL2 | t _{d(pclkA-acbiasA)} | Delay time, output pixel clock dss_pclk active edge to output data enable dss_acbias active level | -1.4 | 1.4 | -2.5 | 2.5 | ns |
| DL3 | t _{d(pclkA-dV)} | Delay time, output pixel clock dss_pclk active edge to output data dss_data[23:0] valid | -1.4 | 1.4 | -2.5 | 2.5 | ns |
| DL4 | 1 / t _{c(pclk)} | Frequency ⁽¹⁾ , output pixel clock dss_pclk | | 100 | | 75 | MHz |
| DL5 | t _{w(pclk)} | Pulse duration, output pixel clock dss_pclk low or high | 0.45P ⁽²⁾ | 0.55P ⁽²⁾⁽³⁾ | 0.45P ⁽²⁾ | 0.55P ⁽²⁾⁽³⁾ | ns |
| | t _{J(pclk)} | Peak-peak jitter, output pixel clock dss_pclk | | 200 | | 200 | ps |



- (1) The pixel clock frequency is software programmable via the pixel clock DISPC_DIVISOR register.
- (2) P = dss_pclk period in ns
- (3) $t_{\text{W(pclk)}} = 0.66P \text{ when DISPC_DIVISOR[7:0] PCD} = 3$



- A. The pixel data bus depends on the use of 8-, 9-, 12-, 16-, 18-, or 24-bit per pixel data output pins.
- B. The pixel clock frequency is programmable.
- C. All timings not illustrated in the waveform are progammable by software, and control signal polarity and driven edge of dss_pclk too.
- D. For more information, see the DSS chapter in the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).

Figure 5-93. DSS—TFT Mode

5.12.9.1.1.2 DSS—Parallel Interface—Bypass Mode—STN Mode

Table 5-75 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-94).

Table 5-74. DSS Timing Conditions—STN Mode

| | TIMING CONDITION PARAMETER | VAI | UNIT | | | | |
|----------------------|----------------------------|-----|------|----|--|--|--|
| | | MIN | MAX | | | | |
| Output Condit | Output Condition | | | | | | |
| C_{LOAD} | Output load capacitance | | 40 | pF | | | |

Table 5-75. DSS Switching Characteristics—STN Mode⁽¹⁾

| NO. | PARAMETER | | OPP100 | | OPP50 | | UNIT |
|-----|--------------------------|--|----------------------|-------------------------|----------------------|-------------------------|------|
| | | | MIN | MAX | MIN | MAX | |
| DL3 | t _{d(pclkA-dV)} | Delay time, output pixel clock dss_pclk active edge to output data dss_data[7:0] valid | -6 | 6 | -6 | 6 | ns |
| DL4 | 1 / t _{c(pclk)} | Frequency ⁽²⁾ , output pixel clock dss_pclk | | 45 | | 45 | MHz |
| DL5 | t _{w(pclk)} | Pulse duration, output pixel clock dss_pclk low or high | 0.45P ⁽³⁾ | 0.55P ⁽³⁾⁽⁴⁾ | 0.45P ⁽³⁾ | 0.55P ⁽³⁾⁽⁴⁾ | ns |
| | t _{J(pclk)} | Peak-peak jitter, output pixel clock dss_pclk | | 200 | | 200 | ps |

- (1) The DSS in STN mode is used with 4 or 8 pins only; unused pixel data bits always remain low.
- (2) The pixel clock frequency is software programmable via the pixel clock divider DISPC_DIVISOR register.
- (3) P = dss_pclk period in ns
- (4) $t_{W(pclk)} = 0.66P$ when DISPC_DIVISOR[7:0] PCD = 3



DL5 dss_pclk dss_vsync dss_hsync dss_acbias [▶] DL3 dss data[23:0]

SWPS038-056

- The pixel data bus depends on the use of 4-, 8-, 12-, 16-, 18-, or 24-bit per pixel data output pins.
- All timings not illustrated in the waveform are progammable by software, and control signal polarity and driven edge of dss_pclk too.
- C. dss_vsync width must be programmed to be as small as possible.
- The pixel clock frequency is programmable.
- For more information, see the DSS chapter in the AM437x Sitara Processors Technical Reference Manual

Figure 5-94. DSS—STN Mode

5.12.9.1.2 DSS—Parallel Interface—RFBI Mode—Applications

5.12.9.1.2.1 DSS—Parallel Interface—RFBI Mode—MIPI DBI 2.0—LCD Panel

The Remote Frame Buffer Interface (RFBI) module provides the necessary control signals and data (MIPI® DBI 2.0 type B protocol) to interface to the LCD driver of the LCD panel.

Table 5-77 and Table 5-78 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-95 through Figure 5-97).

Table 5-76. DSS Timing Conditions—RFBI Mode—MIPI DBI 2.0—LCD Panel⁽¹⁾

| TIMING CONDITION PARAMETER | | VA | VALUE | | |
|----------------------------|-------------------------|-----|-------|----|--|
| | | MIN | MAX | | |
| Input Conditions | | | | | |
| t _R | Input signal rise time | | 7 | ns | |
| t _F | Input signal fall time | | 7 | ns | |
| Output Condition | | | | | |
| C _{LOAD} | Output load capacitance | | 30 | pF | |

For any information regarding the RFBI registers configuration, see the Display Subsystem / Display Subsystem Environment / LCD Support / Parallel Interface / Parallel Interface in RFBI Mode (MIPI DBI Protocol) / Transaction Timing Diagrams section of the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).

Table 5-77. DSS Timing Requirements—RFBI Mode—MIPI DBI 2.0—LCD Panel

| NO. | PARAMETER | | OPP100 | | OPP50 | | UNIT |
|-----|------------------------------|--|------------------|-----|-------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| DR0 | t _{su(dV-rdH)} | Setup time, input data rfbi_da[15:0] valid to output read enable rfbi_rd high | 7 | | 7 | | ns |
| DR1 | t _{h(rdH-dIV)} | Hold time, output read enable rfbi_rd high to input data rfbi_da[15:0] invalid | 5 | | 5 | | ns |
| | t _{d(Data sampled)} | Input data rfbi_da[15:0] sampled at the end of the access time | N ⁽¹⁾ | | N | (1) | ns |

⁽¹⁾ N = (AccessTime) * (TimeParaGranularity + 1) * L4CLK


Table 5-78. DSS Switching Characteristics—RFBI Mode—MIPI DBI 2.0—LCD Panel

| | PARAMETER | | P100 | OP | P50 | UNIT |
|--------------------------|--|-------------------|------|-------------------|------|------|
| | | MIN | MAX | MIN | MAX | |
| t _{w(wrH)} | Pulse duration, output write enable rfbi_wr high | А | (1) | А | (1) | ns |
| t _{w(wrL)} | Pulse duration, output write enable rfbi_wr low | В | (2) | В | (2) | ns |
| t _{d(a0-wrL)} | Delay time, output command/data control rfbi_a0 transition to output write enable rfbi_wr low | С | (3) | C | (3) | ns |
| t _{d(wrH-a0)} | Delay time, output write enable rfbi_wr high to output command/data control rfbi_a0 transition | D | (4) | D | (4) | ns |
| t _{d(csx-wrL)} | Delay time, output chip select rfbi_csx ⁽¹⁴⁾ low to output write enable rfbi_wr low | Е | (5) | E | (5) | ns |
| t _{d(wrH-csxH)} | Delay time, output write enable rfbi_wr high to output chip select rfbi_csx ⁽¹⁴⁾ high | F | (6) | F | (6) | ns |
| $t_{d(dV)}$ | Output data rfbi_da[15:0] valid | G | (7) | G | (7) | ns |
| t _{d(a0H-rdL)} | Delay time, output command/data control rfbi_a0 high to output read enable rfbi_rd low | H ⁽⁸⁾ | | H ⁽⁸⁾ | | ns |
| t _{d(rdlH-a0)} | Delay time, output read enable rfbi_rd high to output command/data control rfbi_a0 transition | l(₉) | | I ₍₈₎ | | ns |
| t _{w(rdH)} | Pulse duration, output read enable rfbi_rd high | J ₍ | 10) | J ⁽¹⁰⁾ | | ns |
| t _{w(rdL)} | Pulse duration, output read enable rfbi_rd low | K ⁽ | 11) | K ⁽¹¹⁾ | | ns |
| $t_{d(rdL\text{-}csxL)}$ | Delay time, output read enable rfbi_rd low to output chip select rfbi_csx ⁽¹⁴⁾ low | L(| 12) | L ⁽¹²⁾ | | ns |
| t _{d(rdH-csxH)} | Delay time, output read enable rfbi_rd high to output chip select rfbi_csx ⁽¹⁴⁾ high | M | 13) | М | (13) | ns |
| t _{R(wr)} | Rise time, output write enable rfbi_wr | | 7 | | 7 | ns |
| t _{F(wr)} | Fall time, output write enable rfbi_wr | | 7 | | 7 | ns |
| t _{R(a0)} | Rise time, output command/data control rfbi_a0 | | 7 | | 7 | ns |
| t _{F(a0)} | Fall time, output command/data control rfbi_a0 | | 7 | | 7 | ns |
| t _{R(csx)} | Rise time, output chip select rfbi_csx ⁽¹⁴⁾ | | 7 | | 7 | ns |
| t _{F(csx)} | Fall time, output chip select rfbi_csx ⁽¹⁴⁾ | | 7 | | 7 | ns |
| t _{R(d)} | Rise time, output data rfbi_da[15:0] | | 7 | | 7 | ns |
| t _{F(d)} | Fall time, output data rfbi_da[15:0] | | 7 | | 7 | ns |
| t _{R(rd)} | Rise time, output read enable rfbi_rd | | 7 | | 7 | ns |
| t _{F(rd)} | Fall time, output read enable rfbi_rd | | 7 | | 7 | ns |

- (1) A = (WECycleTime WEOffTime) * (TimeParaGranularity + 1) * L4CLK
- (2) B = (WEOffTime WEOntime) * (TimeParaGranularity + 1) * L4CLK
- (3) C = WEOnTime * (TimeParaGranularity + 1) * L4CLK
- (4) D = (WECycleTime + CSPulseWidth WEOffTime) * (TimeParaGranularity + 1) * L4CLK if mode Write to Read or Read to Write is enabled
- (5) E = (WEOnTime CSOnTime) * (TimeParaGranularity + 1) * L4CLK
- (6) F = (CSOffTime WEOffTime) * (TimeParaGranularity + 1) * L4CLK
- (7) G = WECycleTime * (TimeParaGranularity + 1) * L4CLK




- (8) H = REOnTime * (TimeParaGranularity + 1) * L4CLK
- (9) I = (RECycleTime + CSPulseWidth REOffTime) * (TimeParaGranularity + 1) * L4CLK if mode Write to Read or Read to Write is enabled
- (10) J = (RECycleTime REOffTime) * (TimeParaGranularity + 1) * L4CLK
- (11) K = (REOffTime REOntime) * (TimeParaGranularity + 1) * L4CLK
- (12) L = (REOnTime CSOnTime) * (TimeParaGranularity + 1) * L4CLK
- (13) M = (CSOffTime REOffTime) * (TimeParaGranularity + 1) * L4CLK
- (14) In rfbi_csx, x is equal to 0 or 1.



- In rfbi_csx, x is equal to 0 or 1.
- B. rfbi_da[n:0], n up to 15
- C. For more information, see the DSS chapter in the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).


Figure 5-95. DSS—RFBI Mode—MIPI DBI 2.0—LCD Panel—Command / Data Write



- A. In rfbi_csx, x is equal to 0 or 1.
- B. rfbi_da[n:0], n up to 15
- C. For more information, see the DSS chapter in the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).

Figure 5-96. DSS—RFBI Mode—MIPI DBI 2.0—LCD Panel—Command / Data Read





SWPS038-059

- A. In rfbi_csx, x is equal to 0 or 1.
- B. rfbi_da[n:0], n up to 15
- C. For more information, see the DSS chapter in the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).

Figure 5-97. DSS—RFBI Mode—MIPI DBI 2.0—LCD Panel—Command / Data Write to Read and Read to Write Modes

5.12.9.1.2.2 DSS—Parallel Interface—RFBI Mode—Pico DLP

The Remote Frame Buffer Interface (RFBI) module can provide also the necessary control signals and data to interface to the Pico DLP driver of the Pico DLP panel. Table 5-79 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-98).

Table 5-79. DSS Timing Conditions—RFBI Mode—Pico DLP

| | TIMING CONDITION PARAMETER | VAI | UNIT | | | | |
|-------------------|----------------------------|-----|------|----|--|--|--|
| | | MIN | MAX | | | | |
| Output Condition | Output Condition | | | | | | |
| C _{LOAD} | Output load capacitance | | 5 | pF | | | |

To use Pico DLP application, RFBI register must be configured as shown in Table 5-80:

Table 5-80. DSS Register Configuration—RFBI Mode—Pico DLP

| DESCRIPTION | REGISTER AND BIT FIELD(1) | BIT | VALUES |
|---|---------------------------------|---------|---|
| Selection parallel mode | RFBI_CONFIGi and ParallelMode | [1:0] | 0b11: 16-bit parallel output interface selected |
| Time Granularity (multiplies signal timing latencies by 2). | RFBI_CONFIGi andTimeGranularity | [4] | 0b0: x2 latency disable |
| CS signal assertion time from Start Access Time | RFBI_ONOFF_TIMEi and CSOnTime | [3:0] | 0b0000 |
| CS signal de-assertion time from Start Access Time | RFBI_ONOFF_TIMEi and CSOffTime | [9:4] | 0b000100: 4 cycles |
| WE signal assertion time from Start Access Time | RFBI_ONOFF_TIMEi and WEOnTime | [13:10] | 0b0000 |
| WE signal de-assertion time from Start Access Time | RFBI_ONOFF_TIMEi and WEOffTime | [19:14] | 0b000010: 2 cycles |

Table 5-80. DSS Register Configuration—RFBI Mode—Pico DLP (continued)

| DESCRIPTION | REGISTER AND BIT FIELD(1) | BIT | VALUES | | |
|---|-----------------------------------|---------|--------------------|--|--|
| RE signal assertion time from Start Access Time | RFBI_ONOFF_TIMEi and REOnTime | [23:20] | 0b0000 | | |
| RE signal de-assertion time from Start Access Time | RFBI_ONOFF_TIMEi and REOffTime | [29:24] | 0b0000 | | |
| Write cycle time | RFBI_CYCLE_TIMEi and WECycleTime | [5:0] | 0b000100: 4 cycles | | |
| Read cycle time | RFBI_CYCLE_TIMEi and ReCycleTime | [11:6] | 0b000000 | | |
| CS pulse width | RFBI_CYCLE_TIMEi and CSPulseWidth | [17:12] | 0b000000 | | |
| Read to Write CS pulse width enable | RFBI_CYCLE_TIMEi and RWEnable | [18] | 0b0 | | |
| Read to Read CS pulse width enable | RFBI_CYCLE_TIMEi and RREnable | [19] | 0b0 | | |
| Write to Write CS pulse width enable | RFBI_CYCLE_TIMEi and WWEnable | [20] | 0b0 | | |
| Write to Read CS pulse width enable | RFBI_CYCLE_TIMEi and WREnable | [21] | 0b0 | | |
| From Start Access Time to CLK rising edge used for the first data capture | RFBI_CYCLE_TIMEi and AccessTime | [27:22] | 0ь000000 | | |

⁽¹⁾ i is equal to 0 or 1. For more information, see the DSS chapter in the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).




Table 5-81. DSS Switching Characteristics—RFBI Mode—Pico DLP⁽¹⁵⁾⁽¹⁷⁾⁽¹⁸⁾

| PARAMETER | | | OPP100 | | OPP50 | | |
|--------------------------|--|--------------------|--------------|-------------------|-------------------|----|--|
| | | MIN MAX | | MIN MAX | | | |
| t _{w(wrH)} | Pulse duration, output write enable rfbi_wr high | Δ | (1) | А | (1) | ns | |
| t _{w(wrL)} | Pulse duration, output write enable rfbi_wr low | B ⁽²⁾ | | В | B ⁽²⁾ | | |
| t _{d(a0-wrL)} | Delay time, output command/data control rfbi_a0 transition to output write enable rfbi_wr low | C ⁽³⁾ | | C | C(3) | | |
| t _{d(wrH-a0)} | Delay time, output write enable rfbi_wr high to output command/data control rfbi_a0 transition | D ⁽⁴⁾ | | D | D ⁽⁴⁾ | | |
| t _{d(csx-wrL)} | Delay time, output chip select rfbi_csx ⁽¹⁴⁾ low to output write enable rfbi_wr low | E ⁽⁵⁾ | | E ⁽⁵⁾ | | ns | |
| t _{d(wrH-csxH)} | Delay time, output write enable rfbi_wr high to output chip select rfbi_csx ⁽¹⁴⁾ high | F ⁽⁶⁾ | | F | F ⁽⁶⁾ | | |
| t _{d(dataV)} | Output data rfbi_da[15:0] ⁽¹⁶⁾ valid | G | j (7) | G | (7) | ns | |
| t _{d(Skew)} | Skew between output write enable falling rfbi_wr and output data rfbi_da[15:0] ⁽¹⁶⁾ high or low | 1: | 5.5 | 15 | 5.5 | ns | |
| t _{d(a0H-rdL)} | Delay time, output command/data control rfbi_a0 high to output read enable rfbi_rd low | F | (8) | Н | (8) | ns | |
| t _{d(rdIH-a0)} | Delay time, output read enable rfbi_rd high to output command/data control rfbi_a0 transition | I | (9) | Į, | I (9) | | |
| t _{w(rdH)} | Pulse duration, output read enable rfbi_rd high | J ⁽¹⁰⁾ | | J ⁽¹⁰⁾ | | ns | |
| t _{w(rdL)} | Pulse duration, output read enable rfbi_rd low | K | (11) | K | K ⁽¹¹⁾ | | |
| t _{d(rdL-csxL)} | Delay time, output read enable rfbi_rd low to output chip select rfbi_csx ⁽¹⁴⁾ low | L ⁽¹²⁾ | | L(| L ⁽¹²⁾ | | |
| t _{d(rdL-csxH)} | Delay time, output read enable rfbi_rd low to output chip select rfbi_csx ⁽¹⁴⁾ high | M ⁽¹³⁾ | | М | M ⁽¹³⁾ | | |
| t _{R(wr)} | Rise time, output write enable rfbi_wr | | 7 | | 7 | ns | |
| t _{F(wr)} | Fall time, output write enable rfbi_wr | | 7 | | 7 | ns | |
| t _{R(a0)} | Rise time, output command/data control rfbi_a0 | | 7 | | 7 | ns | |
| t _{F(a0)} | Fall time, output command/data control rfbi_a0 | | 7 | | 7 | ns | |
| t _{R(csx)} | Rise time, output chip select rfbi_csx ⁽¹⁴⁾ | | 7 | | 7 | ns | |
| t _{F(csx)} | Fall time, output chip select rfbi_csx ⁽¹⁴⁾ | | 7 | | 7 | ns | |
| $t_{R(d)}$ | Rise time, output data rfbi_da[15:0] ⁽¹⁶⁾ | | 7 | | 7 | ns | |
| $t_{F(d)}$ | Fall time, output data rfbi_da[15:0] ⁽¹⁶⁾ | | 7 | | 7 | ns | |
| t _{R(rd)} | Rise time, output read enable rfbi_rd | | 7 | | 7 | ns | |
| t _{F(rd)} | Fall time, output read enable rfbi_rd | | 7 | | 7 | ns | |
| CsOnTime | CS signal assertion time from Start Access Time - RFBI_ONOFF_TIMEi Register | 0(19) | | | ns | | |
| CsOffTime | CS signal de-assertion time from Start Access Time - RFBI_ONOFF_TIMEi Register | 40 ⁽¹⁹⁾ | | | | ns | |
| WeOnTime | WE signal assertion time from Start Access Time - RFBI_ONOFF_TIMEi Register | 0 ⁽¹⁹⁾ | | (19) | 9) | | |
| WeOffTime | WE signal de-assertion time from Start Access Time - RFBI_ONOFF_TIMEi Register | 20 ⁽¹⁹⁾ | | | ns | | |
| ReOnTime | RE signal assertion time from Start Access Time - RFBI_ONOFF_TIMEi Register | - | | | | ns | |
| ReOffTime | RE signal de-assertion time from Start Access Time - RFBI_ONOFF_TIMEi Register | - | | - | | | |
| WeCycleTime | Write cycle time - RFBI_CYCLE_TIMEi Register | 40 | | 0 ⁽¹⁹⁾ | | ns | |
| ReCycleTime | Read cycle time - RFBI_CYCLE_TIMEi Register | | | - | - | | |
| CsPulseWidth | CS pulse width - RFBI_CYCLE_TIMEi Register | | 0 | (19) | - | ns | |



- (1) A = (WECycleTime WEOffTime) * (TimeParaGranularity + 1) * L4CLK
- (2) B = (WEOffTime WEOntime) * (TimeParaGranularity + 1) * L4CLK
- (3) C = WEOnTime * (TimeParaGranularity + 1) * L4CLK
- (4) D = (WECycleTime + CSPulseWidth WEOffTime) * (TimeParaGranularity + 1) * L4CLK if mode Write to Read or Read to Write is enabled.
- (5) E = (WEOnTime CSOnTime) * (TimeParaGranularity + 1) * L4CLK
- (6) F = (CSOffTime WEOffTime) * (TimeParaGranularity + 1) * L4CLK
- (7) G = WECycleTime * (TimeParaGranularity + 1) * L4CLK
- (8) H = REOnTime * (TimeParaGranularity + 1) * L4CLK
- (9) I = (RECycleTime + CSPulseWidth REOffTime) * (TimeParaGranularity + 1) * L4CLK if mode Write to Read or Read to Write is enabled.
- (10) J = (RECycleTime REOffTime) * (TimeParaGranularity + 1) * L4CLK
- (11) K = (REOffTime REOntime) * (TimeParaGranularity + 1) * L4CLK
- (12) L = (REOnTime CSOnTime) * (TimeParaGranularity + 1) * L4CLK
- (13) M = (CSOffTime REOffTime) * (TimeParaGranularity + 1) * L4CLK
- (14) In rfbi_csx, x is equal to 0 or 1.
- (15) See DM Operating Condition Addendum for OPP voltages.
- (16) 16-bit parallel output interface is selected in DSS register.
- (17) At OPP100, L4 clock is 100 MHz and at OPP50, L4 clock is 50 MHz.
- (18) rfbi_wr must be at 25 MHz.
- (19) These values are calculated by the following formula: RFBI Register (Value) * L4 Clock (ns).



- In rfbi_csx, x is equal to 0 or 1.
- rfbi_da[n:0], n up to 15

Figure 5-98. DSS—RFBI Mode—Pico DLP—Command / Data Write

Specifications



5.12.10 Camera (VPFE)

The camera (VPFE) controller receives input video/image data from external capture devices and stores it to external memory which is transferred into the external memory via a built in DMA engine. An internal buffer block provides a high bandwidth path between the module and the external memory. The Cortex-A9 will process the image data based on application requirements.

5.12.10.1 Camera (VPFE) Timing

The following tables assume testing over recommended operating conditions.

Table 5-82. VPFE Timing Requirements

| | | | | 1.8V, 3.3V | | | |
|------|--|--|-------|------------|--------|-----|------|
| NO. | | | OPP50 | | OPP100 | | UNIT |
| | | | MIN | MAX | MIN | MAX | |
| VF1 | t _{c(CAMx_CLK)} | Cycle time, pixel clock input, CAMx_CLK | 20 | | 13.3 | | ns |
| VF2 | t _{su(CAMx_D} - CAMx_CLK) | Setup time, CAMx_D to CAMx_CLK rising edge | 7.5 | | 3.5 | | ns |
| VF3 | t _{su(CAMx_HD} - CAMx_CLK) | Setup time, CAMx_HD to CAMx_CLK rising edge | 7.5 | | 3.5 | | ns |
| VF4 | t _{su(CAMx_VD} - CAMx_CLK) | Setup time, CAMx_VD to CAMx_CLK rising edge | 7.5 | | 3.5 | | ns |
| VF5 | t _{su(CAMx_WEN-} CAMx_CLK) | Setup time, CAMx_WEN to CAMx_CLK rising edge | 7.5 | | 3.5 | | ns |
| VF6 | t _{su(C_FLD-CAMx_CLK)} | Setup time, CAMx_FIELD to CAMx_CLK rising edge | 7.5 | | 3.5 | | ns |
| VF7 | t _{h(CAMx_CLK-CAMx_D)} | Hold time, CAMx_D valid after CAMx_CLK rising edge | 6.5 | | 2.5 | | ns |
| VF8 | t _{h(VDIN-HD-} CAMx_CLK) | Hold time, CAMx_HD to CAMx_CLK rising edge | 6.5 | | 2.5 | | ns |
| VF9 | t _{h(CAMx_VD-} CAMx_CLK) | Hold time, CAMx_VD to CAMx_CLK rising edge | 6.5 | | 2.5 | | ns |
| VF10 | t _{h(CAMx_WEN-} CAMx_CLK) | Hold time, CAMx_WEN to CAMx_CLK rising edge | 6.5 | | 2.5 | | ns |
| VF11 | t _{h(C_FLD-CAMx_CLK)} | Hold time, CAMx_FIELD to CAMx_CLK rising edge | 6.5 | | 2.5 | | ns |

Table 5-83. VPFE Output Switching Characteristics

| | D. PARAMETER | | 1.8V, 3.3V | | | | |
|------|------------------------------------|--|------------|-----|------------------|-----|-------|
| NO. | | | OPF | P50 | OPP ² | 100 | LINUT |
| | | | MIN | MAX | MIN | MAX | UNIT |
| VF12 | t _{d(CAMx_HD-} CAMx_CLK) | Output delay time, CAMx_HD to CLK rising edge | 9 | 15 | 2 | 9 | ns |
| VF13 | t _{d(CAMx_VD-} CAMx_CLK) | Output delay time, CAMx_VD to CLK rising edge | 9 | 15 | 2 | 9 | ns |
| VF14 | t _{d(CAMx_WEN-} CAMx_CLK) | Output delay time, CAMx_WEN to CLK rising edge | 9 | 15 | 2 | 9 | ns |






Figure 5-99. Camera Input Timings




Figure 5-100. Camera Output Timings




Figure 5-101. Camera Input Timings With VDIN0_HD as Pixel Clock



5.12.11 Inter-Integrated Circuit (I2C)

For more information, see the Inter-Integrated Circuit (I2C) section of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.

5.12.11.1 I2C Electrical Data and Timing

Table 5-84. I2C Timing Conditions - Slave Mode

| | TIMING CONDITION PARAMETER | STANDARD | MODE | FAST MO | DDE | UNIT |
|----------------|-----------------------------------|----------|------|---------|-----|------|
| | TIMING CONDITION FARAMETER | MIN | MAX | MIN | MAX | UNIT |
| Output Conditi | on | | | | | |
| C _b | Capacitive load for each bus line | | 400 | | 400 | pF |

Table 5-85. Timing Requirements for I2C Input Timings

(see Figure 5-102)

| NO | | | STANDAR | D MODE | FAST MO | DE | LINUT |
|-----|----------------------------|---|------------------|---------------------|---------------------------|--------------------|-------|
| NO. | | | MIN | MAX | MIN | MAX | UNIT |
| 1 | t _{c(SCL)} | Cycle time, SCL | 10 | | 2.5 | | us |
| 2 | t _{su(SCLH-SDAL)} | Setup Time, SCL high before SDA low (for a repeated START condition) | 4.7 | | 0.6 | | us |
| 3 | t _{h(SDAL-SCLL)} | Hold time, SCL low after SDA low (for a START and a repeated START condition) | 4 | | 0.6 | | us |
| 4 | t _{w(SCLL)} | Pulse duration, SCL low | 4.7 | | 1.3 | | us |
| 5 | t _{w(SCLH)} | Pulse duration, SCL high | 4 | | 0.6 | | us |
| 6 | t _{su(SDAV-SCLH)} | Setup time, SDA valid before SCL high | 250 | | 100 ⁽¹⁾ | | ns |
| 7 | t _{h(SCLL-SDAV)} | Hold time, SDA valid after SCL low | 0 ⁽²⁾ | 3.45 ⁽³⁾ | 0 ⁽²⁾ | 0.9 ⁽³⁾ | us |
| 8 | t _{w(SDAH)} | Pulse duration, SDA high between STOP and START conditions | 4.7 | | 1.3 | | us |
| 9 | t _{r(SDA)} | Rise time, SDA | | 1000 | 20 + 0.1Cb ⁽⁴⁾ | 300 | ns |
| 10 | t _{r(SCL)} | Rise time, SCL | | 1000 | 20 + 0.1Cb ⁽⁴⁾ | 300 | ns |
| 11 | t _{f(SDA)} | Fall time, SDA | | 300 | 20 + 0.1Cb ⁽⁴⁾ | 300 | ns |
| 12 | t _{f(SCL)} | Fall time, SCL | | 300 | 20 + 0.1Cb ⁽⁴⁾ | 300 | ns |
| 13 | t _{su(SCLH-SDAH)} | Setup time, high before SDA high (for STOP condition) | 4 | | 0.6 | | us |
| 14 | t _{w(SP)} | Pulse duration, spike (must be suppressed) | 0 | 50 | 0 | 50 | ns |

⁽¹⁾ A fast-mode I2C-bus[™] device can be used in a standard-mode I2C-bus system, but the requirement t_{su(SDA-SCLH)}≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device stretches the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{r max} + t_{su(SDA-SCLH)} = 1000 + 250 = 1250 ns (according to the standard-mode I2C-Bus Specification) before the SCL line is released.

⁽²⁾ A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

⁽³⁾ The maximum $t_{h(SDA-SCLL)}$ has only to be met if the device does not stretch the low period $[t_{w(SCLL)}]$ of the SCL signal.

⁽⁴⁾ Cb is line load in pF.






Figure 5-102. I2C Receive Timing

Table 5-86. Switching Characteristics for I2C Output Timings

(see Figure 5-120)

| | | D. D. METED | STANDARD | MODE | FAST MOD | ÞΕ | |
|-----|----------------------------|---|----------|------|---------------------------|-----|------|
| NO. | | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| 15 | t _{c(SCL)} | Cycle time, SCL | 10 | | 2.5 | | us |
| 16 | t _{su(SCLH-SDAL)} | Setup Time, SCL high before SDA low (for a repeated START condition) | 4.7 | | 0.6 | | us |
| 17 | t _{h(SDAL-SCLL)} | Hold time, SCL low after SDA low (for a START and a repeated START condition) | 4 | | 0.6 | | us |
| 18 | t _{w(SCLL)} | Pulse duration, SCL low | 4.7 | | 1.3 | | us |
| 19 | t _{w(SCLH)} | Pulse duration, SCL high | 4 | | 0.6 | | us |
| 20 | t _{su(SDAV-SCLH)} | Setup time, SDA valid before SCL high | 250 | | 100 | | ns |
| 21 | t _{h(SCLL-SDAV)} | Hold time, SDA valid after SCL low | 0 | 3.45 | 0 | 0.9 | us |
| 22 | t _{w(SDAH)} | Pulse duration, SDA high between STOP and START conditions | 4.7 | | 1.3 | | us |
| 23 | t _{r(SDA)} | Rise time, SDA | | 1000 | 20 + 0.1Cb ⁽¹⁾ | 300 | ns |
| 24 | t _{r(SCL)} | Rise time, SCL | | 1000 | 20 + 0.1Cb ⁽¹⁾ | 300 | ns |
| 25 | t _{f(SDA)} | Fall time, SDA | | 300 | 20 + 0.1Cb ⁽¹⁾ | 300 | ns |
| 26 | t _{f(SCL)} | Fall time, SCL | | 300 | 20 + 0.1Cb ⁽¹⁾ | 300 | ns |
| 27 | t _{su(SCLH-SDAH)} | Setup time, high before SDA high (for STOP condition) | 4 | | 0.6 | | us |

(1) Cb is line load in pF.




Figure 5-103. I2C Transmit Timing



5.12.12 Multichannel Audio Serial Port (McASP)

The multichannel audio serial port (McASP) functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and inter-component digital audio interface transmission (DIT).

5.12.12.1 McASP Device-Specific Information

The device includes two multichannel audio serial port (McASP) interface peripherals (McASP0 and McASP1). The McASP module consists of a transmit and receive section. These sections can operate completely independently with different data formats, separate master clocks, bit clocks, and frame syncs or, alternatively, the transmit and receive sections may be synchronized. The McASP module also includes shift registers that may be configured to operate as either transmit data or receive data.

The transmit section of the McASP can transmit data in either a time-division-multiplexed (TDM) synchronous serial format or in a digital audio interface (DIT) format where the bit stream is encoded for SPDIF, AES-3, IEC-60958, CP-430 transmission. The receive section of the McASP peripheral supports the TDM synchronous serial format.

The McASP module can support one transmit data format (either a TDM format or DIT format) and one receive format at a time. All transmit shift registers use the same format and all receive shift registers use the same format; however, the transmit and receive formats need not be the same. Both the transmit and receive sections of the McASP also support burst mode, which is useful for non-audio data (for example, passing control information between two devices).

The McASP peripheral has additional capability for flexible clock generation and error detection/handling, as well as error management.

The device McASP0 and McASP1 modules have up to four serial data pins each. The McASP FIFO size is 256 bytes and two DMA and two interrupt requests are supported. Buffers are used transparently to better manage DMA, which can be leveraged to manage data flow more efficiently.

For more detailed information on and the functionality of the McASP peripheral, see the Multichannel Audio Serial Port (McASP) section of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.



5.12.12.2 McASP Electrical Data and Timing

Table 5-87. McASP Timing Conditions

| | TIMING CONDITION PARAMETER | MIN | TYP MAX | UNIT | | | | |
|-------------------|----------------------------|------------------|------------------|------|--|--|--|--|
| Input Cond | itions | • | | | | | | |
| t_R | Input signal rise time | 1 ⁽¹⁾ | 4 ⁽¹⁾ | ns | | | | |
| t _F | Input signal fall time | 1 ⁽¹⁾ | 4 ⁽¹⁾ | ns | | | | |
| Output Cor | Output Condition | | | | | | | |
| C _{LOAD} | Output load capacitance | 15 | 30 | pF | | | | |

⁽¹⁾ Except when specified otherwise.

Table 5-88. Timing Requirements for McASP⁽¹⁾

(see Figure 5-104)

| NO. | | | | OPP100 | | OPP50 | | UNIT |
|-----|------------------------------------|---|---------------------------|---------------------------|-----|---------------------------|-----|------|
| NO. | | | | MIN | MAX | MIN | MAX | UNII |
| 1 | t _{c(AHCLKRX)} | Cycle time, McASP[x]_AHCLKR and McASP[x]_AHCLKX | | 20 | | 38.46 | | ns |
| 2 | t _{w(AHCLKRX)} | Pulse duration, McASP[x]_AHCLKR a McASP[x]_AHCLKX high or low | and | 0.5P - 2.5 ⁽²⁾ | | 0.5P - 2.5 ⁽²⁾ | | ns |
| 3 | t _{c(ACLKRX)} | Cycle time, McASP[x]_ACLKR and McASP[x]_ACLKX | | 20 | | 38.46 | | ns |
| 4 | t _{w(ACLKRX)} | Pulse duration, McASP[x]_ACLKR ar McASP[x]_ACLKX high or low | nd | 0.5R - 2.5 ⁽³⁾ | | 0.5R - 2.5 ⁽³⁾ | | ns |
| | | Setup time, McASP[x] AFSR and | ACLKR and ACLKX int | 12.3 | | 15.5 | | |
| 5 | t _{su(AFSRX} - ACLKRX) | McASP[x]_AFSX input valid before McASP[x]_ACLKR and | ACLKR and ACLKX ext in | 4 | | 6 | | ns |
| | | McASP[x]_ACLKX | ACLKR and ACLKX ext out | 4 | | 6 | | |
| | | Hold time, McASP[x]_AFSR and | ACLKR and ACLKX int | -1 | | -1 | | |
| 6 | t _{h(ACLKRX} - AFSRX) | McASP[x]_AFSX input valid after McASP[x]_ACLKR and | ACLKR and ACLKX ext in | 1.6 | | 2.3 | | ns |
| | | McASP[x]_ACLKX | ACLKR and ACLKX ext out | 1.6 | | 2.3 | | |
| | | | ACLKR and ACLKX int | 12.3 | | 15.5 | | |
| 7 | t _{su(AXR-ACLKRX)} | Setup time, McASP[x]_AXR input valid before McASP[x]_ACLKR and McASP[x] ACLKX | ACLKR and ACLKX ext in | 4 | | 6 | | ns |
| | | morter [x]_rteller | ACLKR and ACLKX ext out | 4 | | 6 | | |
| | | | ACLKR and ACLKX int | -1 | | -1 | | |
| 8 | t _{h(ACLKRX-AXR)} | Hold time, McASP[x]_AXR input valid after McASP[x]_ACLKR and McASP[x]_ACLKX | ACLKR and ACLKX ext in | 1.6 | | 2.3 | | ns |
| | | McASP[x]_ACLKX ACL | | 1.6 | | 2.3 | | |

⁽¹⁾ ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0 ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR=1 ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0 ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1

- (2) P = McASP[x]_AHCLKR and McASP[x]_AHCLKX period in nano seconds (ns).
- (3) $R = McASP[x]_ACLKR$ and $McASP[x]_ACLKX$ period in ns.



McASP[x]_ACLKR/X (Falling Edge Polarity)

McASP[x]_AHCLKR/X (Rising Edge Polarity)

McASP[x]_AHCLKR/X (Rising Edge Polarity)


McASP[x]_ACLKR/X (CLKRP = CLKXP = 0)^(A)

McASP[x]_ACLKR/X (CLKRP = CLKXP = 1)^(B)

McASP[x]_AFSR/X (Bit Width, 0 Bit Delay)

McASP[x]_AFSR/X (Bit Width, 1 Bit Delay)

McASP[x]_AFSR/X (Bit Width, 2 Bit Delay)



B. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

Figure 5-104. McASP Input Timing

McASP[x]_AFSR/X (Slot Width, 0 Bit Delay)

McASP[x]_AFSR/X (Slot Width, 1 Bit Delay)

McASP[x] AFSR/X (Slot Width, 2 Bit Delay)

McASP[x]_AXR[x] (Data In/Receive)



Table 5-89. Switching Characteristics for McASP⁽¹⁾


(see Figure 5-105)

| NO | | | | OPP100 | | OPP50 | | |
|-----|------------------------------|---|------------------------|---------------------------|-------|---------------------------|-----|------|
| NO. | | | | MIN | MAX | MIN | MAX | UNIT |
| 9 | t _{c(AHCLKRX)} | Cycle time, McASP[x]_AHCLKR and McASP[x]_AHCLKX | | 20 ⁽²⁾ | | 38.46 | | ns |
| 10 | t _{w(AHCLKRX)} | Pulse duration, McASP[x]_AHCLKR McASP[x]_AHCLKX high or low | and | 0.5P - 2.5 ⁽³⁾ | | 0.5P - 2.5 ⁽³⁾ | | ns |
| 11 | t _{c(ACLKRX)} | Cycle time, McASP[x]_ACLKR and McASP[x]_ACLKX | 20 | | 38.46 | | ns | |
| 12 | t _{w(ACLKRX)} | Pulse duration, McASP[x]_ACLKR and McASP[x]_ACLKX high or low | | 0.5P - 2.5 ⁽³⁾ | | 0.5P - 2.5 ⁽³⁾ | | ns |
| | | Delay time, McASP[x]_ACLKR and McASP[x]_ACLKX transmit edge to | ACLKR and ACLKX int | 0 | 6.5 | 0 | 6.5 | |
| | | McASP[x]_AFSR and McASP[x]_AFSX output valid | ACLKR and ACLKX ext in | 2 | 14 | 2.7 | 18 | |
| 13 | ^t d(ACLKRX-AFSRX) | td(ACLKRX-AFSRX) Delay time, McASP[x]_ACLKR and McASP[x]_ACLKX transmit edge to McASP[x]_AFSR and McASP[x]_AFSX output valid with Pad Loopback | | 2 | 14 | 2.7 | 18 | ns |
| | | Delay time, McASP[x]_ACLKX | ACLKX int | 0 | 6.5 | 0 | 6.5 | |
| 4.4 | | transmit edge to McASP[x]_AXR output valid | ACLKX ext in | 2 | 14 | 2.7 | 18 | |
| 14 | t _d (ACLKX-AXR) | Delay time, McASP[x]_ACLKX transmit edge to McASP[x]_AXR output valid with Pad Loopback | ACLKX ext | 2 | 14 | 2.7 | | ns |
| | | Disable time, McASP[x]_ACLKX | ACLKX int | 0 | 6.5 | 0 | 6.5 | |
| | | transmit edge to McASP[x]_AXR output high impedance | ACLKX ext in | 2 | 14 | 2.7 | 18 | |
| 15 | t _{dis(ACLKX-AXR)} | Disable time, McASP[x]_ACLKX transmit edge to McASP[x]_AXR output high impedance with Pad Loopback | ACLKX ext out | 2 | 14 | 2.7 | 18 | ns |

⁽¹⁾ ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0 ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1 ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0 ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1

- (2) 50 MHz
- (3) P = AHCLKR and AHCLKX period.

STRUMENTS



- A. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).
- B. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

Figure 5-105. McASP Output Timing



5.12.13 Multichannel Serial Port Interface (McSPI)

For more information, see the Multichannel Serial Port Interface (McSPI) section of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.

5.12.13.1 McSPI Electrical Data and Timing

The following timings are applicable to the different configurations of McSPI in master or slave mode for any McSPI and any channel (n).

5.12.13.1.1 McSPI—Slave Mode

Table 5-90. McSPI Timing Conditions—Slave Mode

| | TIMING CONDITION PARAMETER | | | | | | |
|--------------------|----------------------------|----|----|--|--|--|--|
| Input Conditi | ons | • | * | | | | |
| t _r | Input signal rise time | 5 | ns | | | | |
| t _f | Input signal fall time | 5 | ns | | | | |
| Output Cond | Output Condition | | | | | | |
| C _{load} | Output load capacitance | 20 | pF | | | | |

Table 5-91. Timing Requirements for McSPI Input Timings—Slave Mode

(see Figure 5-106)

| NO | | | OPP1 | 00 | OPP | 50 | UNIT |
|-----|------------------------------|---|----------------------|----------------------|----------------------|----------------------|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| 1 | t _{c(SPICLK)} | Cycle time, SPI_CLK | 62.5 | | 83.2 | | ns |
| 2 | t _{w(SPICLKL)} | Typical Pulse duration, SPI_CLK low | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | ns |
| 3 | t _{w(SPICLKH)} | Typical Pulse duration, SPI_CLK high | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | ns |
| 4 | t _{su(SIMO-SPICLK)} | Setup time, SPI_D[x] (SIMO) valid before SPI_CLK active $edge^{(2)(3)}$ | 12 | | 13 | | ns |
| 5 | t _h (SPICLK-SIMO) | Hold time, SPI_D[x] (SIMO) valid after SPI_CLK active $edge^{(2)(3)}$ | 12 | | 13 | | ns |
| 8 | t _{su(CS-SPICLK)} | Setup time, SPI_CS valid before SPI_CLK first edge ⁽²⁾ | 12 | | 13 | | ns |
| 9 | t _{h(SPICLK-CS)} | Hold time, SPI_CS valid after SPI_CLK last edge ⁽²⁾ | 12 | | 13 | | ns |

⁽¹⁾ P = SPI_CLK period.

Table 5-92. Switching Characteristics for McSPI Output Timings—Slave Mode

(see Figure 5-107)

| NO | | ADAMETED | OPP100 | | OPP | UNIT | |
|---------------|------------------------------|---|--------|-----|-----|------|----|
| NO. PARAMETER | | MIN | MAX | MIN | MAX | UNII | |
| 6 | t _d (SPICLK-SOMI) | Delay time, SPI_CLK active edge to SPI_D[x] (SOMI) transition ⁽¹⁾⁽²⁾ | | 17 | 0 | 19 | ns |
| 7 | t _{d(CS-SOMI)} | Delay time, SPI_CS active edge to SPI_D[x] (SOMI) transition ⁽¹⁾⁽²⁾ | | 17 | | 19 | ns |


⁽¹⁾ This timing applies to all configurations regardless of MCSPIX_CLK polarity and which clock edges are used to drive output data and capture input data.

(2) Pins SPIx_D0 and SPIx_D1 can function as SIMO or SOMI.

⁽²⁾ This timing applies to all configurations regardless of MCSPIX_CLK polarity and which clock edges are used to drive output data and capture input data.

⁽³⁾ Pins SPIx_D0 and SPIx_D1 can function as SIMO or SOMI.









Figure 5-106. SPI Slave Mode Receive Timing








Figure 5-107. SPI Slave Mode Transmit Timing



5.12.13.1.2 McSPI—Master Mode

Table 5-93. McSPI Timing Conditions—Master Mode

| TIMING CONDITION PARAMETER | | LOW LOA | .D | HIGH LOA | AD | UNIT | |
|----------------------------|----------------------------|---------|-----|----------|-----|------|--|
| | TIMING CONDITION PARAMETER | MIN | MAX | MIN | MAX | UNII | |
| Input Cond | litions | • | | | · | | |
| t _r | Input signal rise time | | 4 | | 8 | ns | |
| t _f | Input signal fall time | | 4 | | 8 | ns | |
| Output Condition | | | | | | | |
| C _{load} | Output load capacitance | | 5 | | 25 | pF | |

Table 5-94. Timing Requirements for McSPI Input Timings—Master Mode

(see Figure 5-108)

| (300 | igure 5-100) | | | | | | | | | | |
|------|-------------------------------|---|--------|-----|--------|-----|--------|-----|--------|-----|------|
| | o. | | OPP100 | | | | | OPI | P50 | | |
| NO. | | | LOW LO | DAD | HIGH L | OAD | LOW LO | DAD | HIGH L | DAC | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| 4 | t _{su(SOMI-SPICLKH)} | Setup time, SPI_D[x] (SOMI) valid before SPI_CLK active edge ⁽¹⁾ | 3 | | 4.5 | | 4.5 | | 4.5 | | ns |
| 5 | t _h (SPICLKH-SOMI) | Hold time, SPI_D[x] (SOMI) valid after SPI_CLK active edge ⁽¹⁾ | 2 | | 2 | | 2 | | 2 | | ns |

⁽¹⁾ Pins SPIx_D0 and SPIx_D1 can function as SIMO or SOMI.

Table 5-95. Switching Characteristics for McSPI Output Timings—Master Mode

(see Figure 5-109)

| | 3 | , | | | OP | P100 | | | OP | P50 | | |
|-----|-----------------------------|--|--------------------------------|------------------------|----------------------|------------------------|----------------------|------------------------|----------------------|------------------------|----------------------|-----|
| NO. | | PARAMETER | | LOW L | OAD | HIGH LO | DAD | LOW L | OAD | HIGH LO | DAD | UNI |
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| 1 | t _{c(SPICLK)} | Cycle time, SPI_CL | .K | 20.8 | | 41.6 | | 41.6 | | 41.6 | | ns |
| 2 | t _{w(SPICLKL)} | Typical Pulse duration, SPI_CLK low | | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.55P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | ns |
| | t _{w(SPICLKH)} | Typical Pulse durat SPI_CLK high | ion, | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.55P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | 0.45P ⁽¹⁾ | ns |
| 3 | t _{r(SPICLK)} | Rising time, SPI_C | LK | | 3.5 | | 3.5 | | 3.5 | | 3.82 | ns |
| | t _{f(SPICLK)} | Falling time, SPI_C | LK | | 3.5 | | 3.5 | | 3.5 | | 3.44 | ns |
| 6 | t _{d(SPICLK-SIMO)} | Delay time, SPI_CI edge to SPI_D[x] (Stransition ⁽²⁾ | | 0 | 4.5 | 0 | 6.5 | 0 | 6.5 | 0 | 6.5 | ns |
| 7 | t _{d(CS-SIMO)} | Delay time, SPI_CS edge to SPI_D[x] (S transition ⁽²⁾ | | | 4.5 | | 6.5 | | 6.5 | | 6.5 | ns |
| 0 | | Delay time, SPI_CS active to | Mode 1 and 3 ⁽³⁾ | A - 4.2 ⁽⁴⁾ | | A - 4.2 ⁽⁴⁾ | | A - 5.2 ⁽⁴⁾ | | A - 5.2 ⁽⁴⁾ | | ns |
| 8 | t _d (CS-SPICLK) | SPI_CLK first edge | Mode 0 and 2 ⁽³⁾ | B - 4.2 ⁽⁵⁾ | | B - 4.2 ⁽⁵⁾ | | B - 5.2 ⁽⁵⁾ | | B - 5.2 ⁽⁵⁾ | | ns |
| 9 | | Delay time, SPI_CLK last | Mode 1 and 3 ⁽³⁾ | B - 4.2 ⁽⁵⁾ | | B - 4.2 ⁽⁵⁾ | | B - 5.2 ⁽⁵⁾ | | B - 5.2 ⁽⁵⁾ | | ns |
| 9 | 'd(SPICLK-CS) | d(SPICLK-CS) edge to SPI_CS inactive | | A - 4.2 ⁽⁴⁾ | | A - 4.2 ⁽⁴⁾ | | A - 5.2 ⁽⁴⁾ | | A - 5.2 ⁽⁴⁾ | | ns |

⁽¹⁾ P = SPI_CLK period.

⁽²⁾ Pins SPIx_D0 and SPIx_D1 can function as SIMO or SOMI.

⁽³⁾ The polarity of SPIx_CLK and the active edge (rising or falling) on which mcspix_simo is driven and mcspix_somi is latched is all software configurable:

⁻ SPIx_CLK(1) phase programmable with the bit PHA of MCSPI_CH(i)CONF register: PHA = 1 (Modes 1 and 3).


SPIx_CLK(1) phase programmable with the bit PHA of MCSPI_CH(i)CONF register: PHA = 0 (Modes 0 and 2).

⁽⁴⁾ Case P = 20.8 ns, A = (TCS+1)*TSPICLKREF (TCS is a bit field of MCSPI_CH(i)CONF register).



Case P > 20.8 ns, A = (TCS+0.5)*Fratio*TSPICLKREF (TCS is a bit field of MCSPI_CH(i)CONF register). Note: P = SPI_CLK clock period.

(5) B = (TCS+0.5)*TSPICLKREF*Fratio (TCS is a bit field of MCSPI_CH(i)CONF register, Fratio: Even≥2).







Figure 5-108. SPI Master Mode Receive Timing








Figure 5-109. SPI Master Mode Transmit Timing

5.12.14 Quad Serial Port Interface (QSPI)

The Quad SPI (QSPI) module allows single, dual or quad read access to external SPI devices. This module provides a memory mapped register interface, which provides a direct interface to access data from external SPI devices and to simplify software requirements. It functions as a master only. There is one QSPI module in the device and it is primary intended for fast booting from quad-SPI flash memories.

General SPI features:

- Programmable clock divider
- Six pin interface (QSPI_CLK, QSPI_D0, QSPI_D1, QSPI_D2, QSPI_D3, QSPI_CS0)
- One external chip select signal
- Support for 3-, 4- or 6-pin SPI interface
- Programmable CS0 to DATA_OUT delay from 0 to 3 QSPI_CLKs
- Only supports SPI MODE 3

NOTE

For more information, see the Quad Serial Port Interface section of the device technical reference manual.

Table 5-96 displays the switching characteristics for the Quad SPI module.

Table 5-96. QSPI Switching Characteristics

(see Figure 5-110 and Figure 5-111)

| NO | | DADAMETED | OPP100 |) | OPP50 | | |
|-----|--|---|-------------------------|-----|-------------------------|-----|------|
| NO. | | PARAMETER | | MAX | MIN | MAX | UNIT |
| 1 | t _{c(QSPI_CLK)} | Cycle time, QSPI_CLK | 20.8(1) | | 20.8 ⁽¹⁾ | | ns |
| 2 | t _{w(QSPI_CLKL)} | Pulse duration, QSPI_CLK low | 9.77 ⁽¹⁾ | | 9.77 ⁽¹⁾ | | ns |
| 3 | t _{w(QSPI_CLKH)} | Pulse duration, QSPI_CLK high | 9.77 ⁽¹⁾ | | 9.77 ⁽¹⁾ | | ns |
| 4 | t _{d(CS-QSPI_CLK)} | Delay time, QSPI_CSn active edge to QSPI_CLK transition | M*P+5 ⁽²⁾⁽³⁾ | | M*P+5 ⁽²⁾⁽³⁾ | | ns |
| 5 | t _{d(QSPI_CLK} - QSPI_CSn) | Delay time, QSPI_CLK transition to QSPI_CSn inactive edge | M*P+5 ⁽²⁾⁽³⁾ | | M*P+5 ⁽²⁾⁽³⁾ | | ns |
| 6 | t _{d(QSPI_CLK-D1)} | Delay time, QSPI_CLK active edge to QSPI_D[0] transition | 0 | 5.5 | 0 | 5.5 | ns |
| 7 | t _{su(D-QSPI_CLK)} | Setup time, QSPI_D[3:0] valid before active QSPI_CLK edge | 8.5 | | 8.5 | | ns |
| 8 | t _{h(QSPI_CLK-D)} | Hold time, QSPI_D[3:0] valid after active QSPI_CLK edge | 0 | | 0 | | ns |

- Maximum supported frequency is 48 MHz.
- P = QSPI_CLK period.
- M = Programmable via Data Delay Zero (DD0) register.




Figure 5-110. QSPI Read Active High Polarity






Figure 5-111. QSPI Write Active High Polarity



5.12.15 HDQ / 1-Wire Interface (HDQ/1-Wire)

NOTE

For more information, see HDQ/1-Wire / HDQ/1-Wire chapter of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.

The module is intended to work with both HDQ and 1-Wire protocols. The protocols use a single wire to communicate between the master and the slave. The protocols employ an asynchronous return to one mechanism where, after any command, the line is pulled high.

5.12.15.1 HDQ Protocol

Table 5-97 and Table 5-98 assume testing over the recommended operating conditions (see Figure 5-112 through Figure 5-115).

Table 5-97. HDQ Timing Requirements

| PARAMETER | | MIN | MAX | UNIT |
|-------------------|---|-----|-----|------|
| tcycd | Bit window | 190 | | μs |
| t _{HW1} | Reads 1 | 32 | 66 | μs |
| t _{HW0} | Reads 0 | 70 | 145 | μs |
| t _{RSPS} | Command to host respond time ⁽¹⁾ | 190 | 320 | μs |

(1) Defined by software

Table 5-98. HDQ Switching Characteristics

| PARAMETER | DESCRIPTION | MIN | MAX | UNIT |
|------------------|-----------------|-----|-----|------|
| t _B | Break timing | 190 | | μs |
| t _{BR} | Break recovery | 40 | | μs |
| tcych | Bit window | 190 | 250 | μs |
| t _{DW1} | Sends 1 (write) | 0.5 | 50 | μs |
| t _{DW0} | Sends 0 (write) | 86 | 145 | μs |



Figure 5-112. HDQ Break (Reset) Timing




Figure 5-113. HDQ Read Bit Timing (Data)



Figure 5-114. HDQ Write Bit Timing (Command/Address or Data)






Figure 5-115. HDQ Communication Timing

5.12.15.2 1-Wire Protocol

Table 5-99 and Table 5-100 assume testing over the recommended operating conditions (see Figure 5-116 through Figure 5-118).

Table 5-99. HDQ/1-Wire Timing Requirements—1-Wire Mode

| PARAMETER | | MIN | MAX | UNIT |
|-------------------------------------|---------------------------|-----|-----|------|
| t _{PDH} | Presence pulse delay high | 15 | 60 | μs |
| t _{PDL} | Presence pulse delay low | 60 | 240 | μs |
| t _{RDV} + t _{REL} | Read bit-zero time | | 60 | μs |

Table 5-100. HDQ/1-Wire Switching Characteristics—1-Wire Mode

| PARAMETER | DESCRIPTION | MIN | MAX | UNIT |
|-------------------|----------------------|-----|-----|------|
| t _{RSTL} | Reset time low | 480 | 960 | μs |
| t _{RSTH} | Reset time high | 480 | | μs |
| t _{SLOT} | Bit cycle time | 60 | 120 | μs |
| t _{LOW1} | Write bit-one time | 1 | 15 | μs |
| t _{LOW0} | Write bit-zero time | 60 | 120 | μs |
| t _{REC} | Recovery time | 1 | | μs |
| t _{LOWR} | Read bit strobe time | 1 | 15 | μs |



Figure 5-116. 1-Wire Break (Reset) Timing




Figure 5-117. 1-Wire Read Bit Timing (Data)



Figure 5-118. 1-Wire Write Bit Timing (Command/Address or Data)



5.12.16 Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)

For more information, see the Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem Interface (PRU-ICSS) section of the AM437x Sitara Processors Technical Reference Manual (SPRUHL7).

5.12.16.1 Programmable Real-Time Unit (PRU-ICSS PRU)

Table 5-101. PRU-ICSS PRU Timing Conditions

| | TIMING CONDITION PARAMETER | MIN M | AX | UNIT | |
|-------------------|-----------------------------------|-------|----|------|--|
| Output Condition | | | | | |
| C _{load} | Capacitive load for each bus line | 3 | 30 | pF | |

5.12.16.1.1 PRU-ICSS PRU Direct Input/Output Mode Electrical Data and Timing

Table 5-102. PRU-ICSS PRU Timing Requirements - Direct Input Mode

(see Figure 5-119)

| NO. | | | MIN | MAX | UNIT |
|-----|----------------------|---|--------------------|------|------|
| 1 | t _{w(GPI)} | Pulse width, GPI | 2*P ⁽¹⁾ | | ns |
| 2 | t _{r(GPI)} | Rise time, GPI | 1.00 | 3.00 | ns |
| | t _{f(GPI)} | Fall time, GPI | 1.00 | 3.00 | ns |
| 3 | t _{sk(GPI)} | Internal skew between GPI[n:0] signals ⁽²⁾ | | 5.00 | ns |

- P = L3_CLK (PRU-ICSS ocp clock) period.
- n = 16, 11 for PRU-ICSS1 and 19 for PRU-ICSS0




Figure 5-119. PRU-ICSS PRU Direct Input Timing

Table 5-103. PRU-ICSS PRU Switching Requirements - Direct Output Mode

(see Figure 5-120)

| NO. | | | MIN | MAX | UNIT |
|-----|----------------------|---|--------------------|------|------|
| 1 | t _{w(GPO)} | Pulse width, GPO | 2*P ⁽¹⁾ | | ns |
| 2 | t _{r(GPO)} | Rise time, GPO | 1.00 | 3.00 | ns |
| | t _{f(GPO)} | Fall time, GPO | 1.00 | 3.00 | ns |
| 3 | t _{sk(GPO)} | Internal skew between GPO[n:0] signals ⁽²⁾ | | 5.00 | ns |

- P = L3 CLK (PRU-ICSS ocp clock) period.
- n = 11 for PRU-ICSS1 and 19 for PRU-ICSS0




Figure 5-120. PRU-ICSS PRU Direct Output Timing



5.12.16.1.2 PRU-ICSS PRU Parallel Capture Mode Electrical Data and Timing

Table 5-104. PRU-ICSS PRU Timing Requirements - Parallel Capture Mode

(see Figure 5-121 and Figure 5-122)

| NO. | | | MIN | MAX | UNIT |
|-----|---------------------------------|---|-------|------|------|
| 1 | t _{c(CLOCKIN)} | Cycle time, CLOCKIN | 20.00 | | ns |
| 2 | t _{w(CLOCKIN_L)} | Pulse duration, CLOCKIN low | 10.00 | | ns |
| 3 | t _{w(CLOCKIN_H)} | Pulse duration, CLOCKIN high | 10.00 | | ns |
| 4 | t _{r(CLOCKIN)} | Rising time, CLOCKIN | 1.00 | 3.00 | ns |
| 5 | t _{f(CLOCKIN)} | Falling time, CLOCKIN | 1.00 | 3.00 | ns |
| 6 | t _{su(DATAIN-CLOCKIN)} | Setup time, DATAIN valid before CLOCKIN | 6.00 | | ns |
| 7 | t _{h(CLOCKIN-DATAIN)} | Hold time, DATAIN valid after CLOCKIN | 0.50 | | ns |
| 8 | t _{r(DATAIN)} | Rising time, DATAIN | 1.00 | 3.00 | ns |
| | t _{f(DATAIN)} | Falling time, DATAIN | 1.00 | 3.00 | ns |




Figure 5-121. PRU-ICSS PRU Parallel Capture Timing - Rising Edge Mode




Figure 5-122. PRU-ICSS PRU Parallel Capture Timing - Falling Edge Mode

5.12.16.1.3 PRU-ICSS PRU Shift Mode Electrical Data and Timing

Table 5-105. PRU-ICSS PRU Timing Requirements - Shift In Mode

(see Figure 5-123)

| NO. | | | MIN | MAX | UNIT |
|-----|------------------------|----------------------|-----------------------|-----------------------|------|
| 1 | t _{c(DATAIN)} | Cycle time, DATAIN | 10.00 | | ns |
| 2 | t _{w(DATAIN)} | Pulse width, DATAIN | 0.45*P ⁽¹⁾ | 0.55*P ⁽¹⁾ | ns |
| 3 | t _{r(DATAIN)} | Rising time, DATAIN | 1.00 | 3.00 | ns |
| 4 | t _{f(DATAIN)} | Falling time, DATAIN | 1.00 | 3.00 | ns |

(1) $P = L3_CLK$ (PRU-ICSS ocp clock) period.




Figure 5-123. PRU-ICSS PRU Shift In Timing

Table 5-106. PRU-ICSS PRU Switching Requirements - Shift Out Mode

(see Figure 5-124)

| NO. | | | MIN | MAX | UNIT |
|-----|---------------------------------------|---------------------------------------|-----------------------|-----------------------|------|
| 1 | t _{c(CLOCKOUT)} | Cycle time, CLOCKOUT | 10.00 | | ns |
| 2 | t _{w(CLOCKOUT)} | Pulse width, CLOCKOUT | 0.45*P ⁽¹⁾ | 0.55*P ⁽¹⁾ | ns |
| 3 | t _{r(CLOCKOUT)} | Rising time, CLOCKOUT | 1.00 | 3.00 | ns |
| 4 | t _{f(CLOCKOUT)} | Falling time, CLOCKOUT | 1.00 | 3.00 | ns |
| 5 | t _d (CLOCKOUT- DATAOUT) | Delay time, CLOCKOUT to DATAOUT Valid | -1.50 | 3.00 | ns |
| 6 | t _{r(DATAOUT)} | Rising time, DATAOUT | 1.00 | 3.00 | ns |
| | t _{f(DATAOUT)} | Falling time, DATAOUT | 1.00 | 3.00 | ns |

(1) P = L3_CLK (PRU-ICSS ocp clock) period.




Figure 5-124. PRU-ICSS PRU Shift Out Timing

5.12.16.1.4 PRU-ICSS Sigma Delta Electrical Data and Timing

Table 5-107. PRU-ICSS Timing Requirements - Sigma Delta Mode

(see Figure 5-125 and Figure 5-126)

| NO. | | | MIN | MAX | UNIT |
|-----|--------------------------------|--|-------|------|------|
| 1 | t _{w(SDx_CLK)} | Pulse width, SDx_CLK | 20.00 | | ns |
| 2 | t _{r(SDx_CLK)} | Rising time, SDx_CLK | 1.00 | 3.00 | ns |
| 3 | t _{f(SDx_CLK)} | Falling time, SDx_CLK | 1.00 | 3.00 | ns |
| 4 | t _{su(SDx_D-SDx_CLK)} | Setup time, SDx_D valid before SDx_CLK active edge | 10.00 | | ns |
| 5 | t _{h(SDx_CLK-SDx_D)} | Hold time, SDx_D valid before SDx_CLK active edge | 5.00 | | ns |
| 6 | t _{r(SDx_D)} | Rising time, SDx_D | 1.00 | 3.00 | ns |
| | t _{f(SDx_D)} | Falling time, SDx_D | 1.00 | 3.00 | ns |






Figure 5-125. PRU-ICSS Sigma Delta Timing - SD_CLK Rising Active Edge




Figure 5-126. PRU-ICSS Sigma Delta Timing - SD_CLK Falling Active Edge

5.12.16.1.5 PRU-ICSS ENDAT Electrical Data and Timing

Table 5-108. PRU-ICSS Timing Requirements - ENDAT Mode

(see Figure 5-127)

| NO. | | | MIN | MAX | UNIT |
|-----|---------------------------|-------------------------|-------|-------|------|
| 1 | t _{w(ENDATx_IN)} | Pulse width, ENDATx_IN | 40.00 | | ns |
| 2 | t _{r(ENDATx_IN)} | Rising time, ENDATx_IN | 1.00 | 10.00 | ns |
| 3 | t _{f(ENDATx_IN)} | Falling time, ENDATx_IN | 1.00 | 10.00 | ns |

Table 5-109. PRU-ICSS Switching Requirements - ENDAT Mode

(see Figure 5-127)

| NO. | | | MIN | MAX | UNIT |
|-----|---|--|-------|-------|------|
| 4 | t _{w(ENDATx_CLK)} | Pulse width, ENDATx_CLK | 20.00 | | ns |
| 5 | t _{r(ENDATx_CLK)} | Rising time, ENDATx_CLK | 1.00 | 3.00 | ns |
| 6 | t _{f(ENDATx_CLK)} | Falling time, ENDATx_CLK | 1.00 | 3.00 | ns |
| 7 | t _{d(ENDATx_OUT-} ENDATx_CLK) | Delay time, ENDATx_CLK fall to ENDATx_OUT | 0.00 | 20.00 | ns |
| 8 | t _{r(ENDATx_OUT)} | Rising time, ENDATx_OUT | 1.00 | 3.00 | ns |
| | t _{f(ENDATx_OUT)} | Falling time, ENDATx_OUT | 1.00 | 3.00 | ns |
| 9 | t _{d(ENDATx_OUT_EN-ENDATx_CLK)} | Delay time, ENDATx_CLK Fall to ENDATx_OUT_EN | 0.00 | 20.00 | ns |






Figure 5-127. PRU-ICSS ENDAT Timing

5.12.16.2 PRU-ICSS EtherCAT (PRU-ICSS ECAT)

Table 5-110. PRU-ICSS ECAT Timing Conditions

| TIMING CONDITION PARAMETER MIN I | | | UNIT | |
|----------------------------------|-----------------------------------|----|------|--|
| Output Condition | | | | |
| C _{load} | Capacitive load for each bus line | 30 | pF | |

5.12.16.2.1 PRU-ICSS ECAT Electrical Data and Timing

Table 5-111. PRU-ICSS ECAT Timing Requirements - Input Validated with LATCH_IN

(see Figure 5-128)

| NO. | | | MIN | MAX | UNIT |
|-----|---|---|--------|------|------|
| 1 | t _{w(EDIO_LATCH_IN)} | Pulse width, EDIO_LATCH_IN | 100.00 | | ns |
| 2 | t _{r(EDIO_LATCH_IN)} | Rising time, EDIO_LATCH_IN | 1.00 | 3.00 | ns |
| 3 | t _f (EDIO_LATCH_IN) | Falling time, EDIO_LATCH_IN | 1.00 | 3.00 | ns |
| 4 | t _{su(EDIO_DATA_IN-} EDIO_LATCH_IN) | Setup time, EDIO_DATA_IN valid before EDIO_LATCH_IN active edge | 20.00 | | ns |
| 5 | t _{h(EDIO_LATCH_IN-EDIO_DATA_IN)} | Hold time, EDIO_DATA_IN valid after EDIO_LATCH_IN active edge | 20.00 | | ns |
| 6 | t _{r(EDIO_DATA_IN)} | Rising time, EDIO_DATA_IN | 1.00 | 3.00 | ns |
| | t _{f(EDIO_DATA_IN)} | Falling time, EDIO_DATA_IN | 1.00 | 3.00 | ns |






Figure 5-128. PRU-ICSS ECAT Input Validated with LATCH_IN Timing

Table 5-112. PRU-ICSS ECAT Timing Requirements - Input Validated with SYNCx

(see Figure 5-129)

| NO. | | | MIN | MAX | UNIT |
|-----|---|---|--------|------|------|
| 1 | tw(EDC_SYNCx_OUT) | Pulse width, EDC_SYNCx_OUT | 100.00 | | ns |
| 2 | t _{r(EDC_SYNCx_OUT)} | Rising time, EDC_SYNCx_OUT | 1.00 | 3.00 | ns |
| 3 | t _{f(EDC_SYNCx_OUT)} | Falling time, EDC_SYNCx_OUT | 1.00 | 3.00 | ns |
| 4 | t _{su(EDIO_DATA_IN-} EDC_SYNCx_OUT) | Setup time, EDIO_DATA_IN valid before EDC_SYNCx_OUT active edge | 24.50 | | ns |
| 5 | t _{h(EDC_SYNCx_OUT-EDIO_DATA_IN)} | Hold time, EDIO_DATA_IN valid after EDC_SYNCx_OUT active edge | 22.00 | | ns |
| 6 | t _{r(EDIO_DATA_IN)} | Rising time, EDIO_DATA_IN | 1.00 | 3.00 | ns |
| | t _{f(EDIO DATA IN)} | Falling time, EDIO_DATA_IN | 1.00 | 3.00 | ns |




Figure 5-129. PRU-ICSS ECAT Input Validated with SYNCx Timing



Table 5-113. PRU-ICSS ECAT Timing Requirements - Input Validated with Start of Frame (SOF)

(see Figure 5-130)

| NO. | | | MIN | MAX | UNIT |
|-----|---|--|--------------------|--------------------|------|
| 1 | t _{w(EDIO_SOF)} | Pulse duration, EDIO_SOF | 4*P ⁽¹⁾ | 5*P ⁽¹⁾ | ns |
| 2 | t _{r(EDIO_SOF)} | Rising time, EDIO_SOF | 1.00 | 3.00 | ns |
| 3 | $t_{f(EDIO_SOF)}$ | Falling time, EDIO_SOF | 1.00 | 3.00 | ns |
| 4 | t _{su} (EDIO_DATA_IN- EDIO_SOF) | Setup time, EDIO_DATA_IN valid before EDIO_SOF active edge | 20.00 | | ns |
| 5 | th(EDIO_SOF-EDIO_DATA_IN) | Hold time, EDIO_DATA_IN valid after EDIO_SOF active edge | 20.00 | | ns |
| 6 | t _{r(EDIO_DATA_IN)} | Rising time, EDIO_DATA_IN | 1.00 | 3.00 | ns |
| | t _{f(EDIO_DATA_IN)} | Falling time, EDIO_DATA_IN | 1.00 | 3.00 | ns |

(1) P = PRU-ICSS IEP clock source period.




Figure 5-130. PRU-ICSS ECAT Input Validated with SOF

Table 5-114. PRU-ICSS ECAT Timing Requirements - LATCHx_IN

(see Figure 5-131)

| NO. | | | MIN | MAX | UNIT |
|-----|-------------------------------|-------------------------------|--------------------|------|------|
| 1 | t _{w(EDC_LATCHx_IN)} | Pulse duration, EDC_LATCHx_IN | 3*P ⁽¹⁾ | | ns |
| 2 | t _{r(EDC_LATCHx_IN)} | Rising time, EDC_LATCHx_IN | 1.00 | 3.00 | ns |
| 3 | t _{f(EDC LATCHx IN)} | Falling time, EDC_LATCHx_IN | 1.00 | 3.00 | ns |

(1) P = PRU-ICSS IEP clock source period.




Figure 5-131. PRU-ICSS ECAT LATCHx_IN Timing



| Table 5-115. PRU-ICSS ECAT Switching Requirements - Digital IOs |
|---|
|---|

| NO. | | | MIN | MAX | UNIT |
|-----|---|--|---------------------|---------------------|------|
| 1 | t _{w(EDIO_OUTVALID)} | Pulse duration, EDIO_OUTVALID | 14*P ⁽¹⁾ | 32*P ⁽¹⁾ | ns |
| 2 | t _{r(EDIO_OUTVALID)} | Rising time, EDIO_OUTVALID | 1.00 | 3.00 | ns |
| 3 | t _f (EDIO_OUTVALID) | Falling time, EDIO_OUTVALID | 1.00 | 3.00 | ns |
| 4 | t _{d(EDIO_OUTVALID-} EDIO_DATA_OUT) | Delay time, EDIO_OUTVALID to EDIO_DATA_OUT | 0.00 | 18*P ⁽¹⁾ | ns |
| 5 | t _{r(EDIO_DATA_OUT)} | Rising time, EDIO_DATA_OUT | 1.00 | 3.00 | ns |
| 6 | t _{f(EDIO_DATA_OUT)} | Falling time, EDIO_DATA_OUT | 1.00 | 3.00 | ns |
| 7 | t _{sk(EDIO_DATA_OUT)} | EDIO_DATA_OUT skew | | 8.00 | ns |

⁽¹⁾ P = PRU-ICSS IEP clock source period.

5.12.16.3 PRU-ICSS MII_RT and Switch

Table 5-116. PRU-ICSS MII_RT Switch Timing Conditions

| | TIMING CONDITION PARAMETER | MIN | TYP MAX | UNIT | | |
|-------------------|----------------------------|------------------|------------------|------|--|--|
| Input Condit | ions | | | | | |
| t _R | Input signal rise time | 1 ⁽¹⁾ | 5 ⁽¹⁾ | ns | | |
| t _F | Input signal fall time | 1 ⁽¹⁾ | 5 ⁽¹⁾ | ns | | |
| Output Condition | | | | | | |
| C _{LOAD} | Output load capacitance | | 20 | pF | | |

⁽¹⁾ Except when specified otherwise.

5.12.16.3.1 PRU-ICSS MDIO Electrical Data and Timing

Table 5-117. PRU-ICSS MDIO Timing Requirements - MDIO_DATA

(see Figure 5-132)

| NO. | | | MIN | TYP MAX | UNIT |
|-----|---------------------------|--|-----|---------|------|
| 1 | t _{su(MDIO-MDC)} | Setup time, MDIO valid before MDC high | 90 | | ns |
| 2 | t _{h(MDIO-MDC)} | Hold time, MDIO valid from MDC high | 0 | | ns |




Figure 5-132. PRU-ICSS MDIO_DATA Timing - Input Mode

Table 5-118. PRU-ICSS MDIO Switching Characteristics - MDIO_CLK

(see Figure 5-133)

| (555. | 9 | | | | | |
|-------|----------------------|--------------------------|-----|-----|-----|------|
| NO. | | | MIN | TYP | MAX | UNIT |
| 1 | t _{c(MDC)} | Cycle time, MDC | 400 | | | ns |
| 2 | t _{w(MDCH)} | Pulse duration, MDC high | 160 | | | ns |
| 3 | t _{w(MDCL)} | Pulse duration, MDC low | 160 | | | ns |
| 4 | t _{t(MDC)} | Transition time, MDC | | | 5 | ns |




Figure 5-133. PRU-ICSS MDIO_CLK Timing

Table 5-119. PRU-ICSS MDIO Switching Characteristics - MDIO_DATA

(see Figure 5-134)

| NO. | | | MIN | TYP MAX | UNIT |
|-----|--------------------------|------------------------------------|-----|---------|------|
| 1 | t _{d(MDC-MDIO)} | Delay time, MDC high to MDIO valid | 10 | 390 | ns |




Figure 5-134. PRU-ICSS MDIO_DATA Timing - Output Mode

5.12.16.3.2 PRU-ICSS MII_RT Electrical Data and Timing

Table 5-120. PRU-ICSS MII_RT Timing Requirements - MII_RXCLK

(see Figure 5-135)

| NO | | | | 10 Mbps | | | 100 Mbps | | | |
|-----|-------------------------|-----------------------------|--------|---------|------|--------|----------|--------|------|--|
| NO. | | | MIN | TYP N | ΙΑΧ | MIN | TYP | MAX | UNIT | |
| 1 | t _{c(RX_CLK)} | Cycle time, RX_CLK | 399.96 | 400 | 0.04 | 39.996 | | 40.004 | ns | |
| 2 | t _{w(RX_CLKH)} | Pulse Duration, RX_CLK high | 140 | | 260 | 14 | | 26 | ns | |
| 3 | t _{w(RX_CLKL)} | Pulse Duration, RX_CLK low | 140 | | 260 | 14 | | 26 | ns | |
| 4 | t _{t(RX CLK)} | Transition time, RX_CLK | | | 3 | | | 3 | ns | |




Figure 5-135. PRU-ICSS MII_RXCLK Timing



Table 5-121. PRU-ICSS MII_RT Timing Requirements - MII[x]_TXCLK

(see Figure 5-136)

| NO | NO. | | 10 Mbps | | | , | | UNIT | |
|-----|-------------------------|-----------------------------|---------|-----|--------|--------|-----|--------|------|
| NO. | | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| 1 | t _{c(TX_CLK)} | Cycle time, TX_CLK | 399.96 | | 400.04 | 39.996 | | 40.004 | ns |
| 2 | t _{w(TX_CLKH)} | Pulse Duration, TX_CLK high | 140 | | 260 | 14 | | 26 | ns |
| 3 | t _{w(TX_CLKL)} | Pulse Duration, TX_CLK low | 140 | | 260 | 14 | | 26 | ns |
| 4 | t _{t(TX_CLK)} | Transition time, TX_CLK | | | 3 | | | 3 | ns |




Figure 5-136. PRU-ICSS MII_TXCLK Timing

Table 5-122. PRU-ICSS MII_RT Timing Requirements - MII_RXD[3:0], MII_RXDV, and MII_RXER

(see Figure 5-137)

| NO | | | | 10 Mbps | | 1 | 00 Mbps | UNIT |
|-----|-------------------------------|--|-----|---------|-----|-----|---------|------|
| NO. | | | MIN | TYP | MAX | MIN | TYP MAX | UNII |
| | t _{su(RXD-RX_CLK)} | Setup time, RXD[3:0] valid before RX_CLK | | | | | | |
| 1 | t _{su(RX_DV-RX_CLK)} | Setup time, RX_DV valid before RX_CLK | 8 | | | 8 | | ns |
| | t _{su(RX_ER-RX_CLK)} | Setup time, RX_ER valid before RX_CLK | | | | | | |
| | t _{h(RX_CLK-RXD)} | Hold time RXD[3:0] valid after RX_CLK | | | | | | |
| 2 | t _{h(RX_CLK-RX_DV)} | Hold time RX_DV valid after RX_CLK | 8 | | | 8 | | ns |
| | t _{h(RX CLK-RX ER)} | Hold time RX_ER valid after RX_CLK | | | | | | |




Figure 5-137. PRU-ICSS MII_RXD[3:0], MII_RXDV, and MII_RXER Timing



Table 5-123. PRU-ICSS MII_RT Switching Characteristics - MII_TXD[3:0] and MII_TXEN

(see Figure 5-138)

| NO. | | | | 10 Mbps | | 1 | 00 Mbps | | UNIT |
|-----|------------------------------|---|-----|---------|-----|-----|---------|----|------|
| NO. | | | MIN | TYP | MAX | MIN | TYP N | AX | UNII |
| 4 | t _{d(TX_CLK-TXD)} | Delay time, TX_CLK high to TXD[3:0] valid | F | | OF. | F | | 25 | |
| 1 | t _{d(TX_CLK-TX_EN)} | Delay time, TX_CLK to TX_EN valid | 5 | | 25 | 5 | | 25 | ns |




Figure 5-138. PRU-ICSS MII_TXD[3:0], MII_TXEN Timing

5.12.16.4 PRU-ICSS Universal Asynchronous Receiver Transmitter (PRU-ICSS UART)

Table 5-124. Timing Requirements for PRU-ICSS UART Receive

(see Figure 5-139)

| NO. | | | MIN | MAX | UNIT |
|-----|--------------------|--|----------------------|----------------------|------|
| 3 | t _{w(RX)} | Pulse width, receive start, stop, data bit | 0.96U ⁽¹⁾ | 1.05U ⁽¹⁾ | ns |

(1) U = UART baud time = 1/programmed baud rate.

Table 5-125. Switching Characteristics Over Recommended Operating Conditions for PRU-ICSS UART Transmit

(see Figure 5-139)

| NO. | | | MIN | MAX | UNIT |
|-----|-------------------------|---|----------------------|----------------------|------|
| 1 | f _{baud(baud)} | Maximum programmable baud rate | 0 | 12 | MHz |
| 2 | t _{w(TX)} | Pulse width, transmit start, stop, data bit | U - 2 ⁽¹⁾ | U + 2 ⁽¹⁾ | ns |

(1) U = UART baud time = 1/programmed baud rate.




Figure 5-139. PRU-ICSS UART Timing



5.12.17 Multimedia Card (MMC) Interface

For more information, see the Multimedia Card (MMC) section of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.

5.12.17.1 MMC Electrical Data and Timing

Table 5-126. MMC Timing Conditions

| | TIMING CONDITION PARAMETER | MIN | TYP MAX | UNIT | | | |
|-------------------|----------------------------|-----|---------|------|--|--|--|
| Input Cor | nditions | | | | | | |
| t _r | Input signal rise time | 1 | 5 | ns | | | |
| t _f | Input signal fall time | 1 | 5 | ns | | | |
| Output C | Output Condition | | | | | | |
| C _{load} | Output load capacitance | 3 | 30 | pF | | | |

Table 5-127. Timing Requirements for MMC[x]_CMD and MMC[x]_DAT[7:0]

(see Figure 5-140)

| (| 3 | | | | | |
|-----|----------------------------|---|-----|-----|-----|------|
| NO. | | | MIN | TYP | MAX | UNIT |
| 1 | t _{su(CMDV-CLKH)} | Setup time, MMC_CMD valid before MMC_CLK rising clock edge | 4.2 | | | ns |
| 2 | t _{h(CLKH-CMDV)} | Hold time, MMC_CMD valid after MMC_CLK rising clock edge | 1.5 | | | ns |
| 3 | t _{su(DATV-CLKH)} | Setup time, MMC_DATx valid before MMC_CLK rising clock edge | 4.2 | | | ns |
| 4 | t _{h(CLKH-DATV)} | Hold time, MMC_DATx valid after MMC_CLK rising clock edge | 1.5 | | | ns |




Figure 5-140. MMC[x]_CMD and MMC[x]_DAT[7:0] Input Timing

Table 5-128. Switching Characteristics for MMC[x]_CLK

(see Figure 5-141)

| NO. | | PARAMETER | STANDARD | MODE | | HIGH-SPEE | UNIT | | |
|-----|-----------------------|--|--|------|-----|--|------|-----|------|
| NO. | | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| | f _{op(CLK)} | Operating frequency, MMC_CLK | | | 24 | | | 48 | MHz |
| 5 | t _{cop(CLK)} | Operating period: MMC_CLK | 41.7 | | | 20.8 | | | ns |
| 5 | f _{id(CLK)} | Identification mode frequency, MMC_CLK | | | 400 | | | 400 | kHz |
| | t _{cid(CLK)} | Identification mode period: MMC_CLK | 2500 | | | 2500 | | | ns |
| 6 | t _{w(CLKL)} | Pulse duration, MMC_CLK low | (0.5*P) - t _{f(CLK)} ⁽¹⁾ | | | (0.5*P) - t _{f(CLK)} ⁽¹⁾ | | | ns |
| 7 | t _{w(CLKH)} | Pulse duration, MMC_CLK high | (0.5*P) - t _{r(CLK)} ⁽¹⁾ | | | (0.5*P) - t _{r(CLK)} ⁽¹⁾ | | | ns |
| 8 | t _{r(CLK)} | Rise time, All Signals (10% to 90%) | | | 2.2 | | | 2.2 | ns |
| 9 | t _{f(CLK)} | Fall time, All Signals (10% to 90%) | | | 2.2 | | | 2.2 | ns |

(1) P = MMC_CLK period.




Table 5-129. Switching Characteristics for MMC[x]_CMD and MMC[x]_DAT[7:0]—Standard Mode

(see Figure 5-142)

| (| .5 / | | | | | | | | |
|-----|--------------------------|---|--------|-----|-----|-----|------|------|------|
| NO. | PARAMETER | | OPP100 | | | | UNIT | | |
| NO. | | FARAIVIETER | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| 10 | t _{d(CLKL-CMD)} | Delay time, MMC_CLK falling clock edge to MMC_CMD transition | -4 | | 14 | -4 | | 17.5 | ns |
| 11 | t _{d(CLKL-DAT)} | Delay time, MMC_CLK falling clock edge to MMC_DATx transition | -4 | | 14 | -4 | | 17.5 | ns |




Figure 5-142. MMC[x]_CMD and MMC[x]_DAT[7:0] Output Timing—Standard Mode



$\label{thm:condition} \textbf{Table 5-130. Switching Characteristics for MMC[x]_CMD and MMC[x]_DAT[7:0] -- High-Speed Model of the condition of t$

(see Figure 5-143)

| NO. | | PARAMETER | | OPP100 | | OPP50 | | | UNIT |
|-----|--------------------------|--|------|--------|-----|-------|-----|-----|------|
| NO. | | TANAMETER | | TYP | MAX | MIN | TYP | MAX | UNIT |
| 12 | t _{d(CLKL} - | Delay time, MMC_CLK rising clock edge to MMC_CMD transition | -7.4 | | 4.4 | -7.4 | | 4.4 | ns |
| 13 | t _{d(CLKL-DAT)} | Delay time, MMC_CLK rising clock edge to MMC_DATx transition | -7.4 | | 4.4 | -7.4 | | 4.4 | ns |




Figure 5-143. MMC[x]_CMD and MMC[x]_DAT[7:0] Output Timing—High Speed Mode

5.12.18 Universal Asynchronous Receiver Transmitter (UART)

For more information, see the Universal Asynchronous Receiver Transmitter (UART) section of the AM437x ARM Cortex-A9 Microprocessors (MPUs) Technical Reference Manual.

5.12.18.1 UART Electrical Data and Timing

Table 5-131. Timing Requirements for UARTx Receive

(see Figure 5-144)

| NO. | | | MIN | MAX | UNIT |
|-----|--------------------|--|----------------------|----------------------|------|
| 3 | t _{w(RX)} | Pulse width, receive start, stop, data bit | 0.96U ⁽¹⁾ | 1.05U ⁽¹⁾ | ns |

⁽¹⁾ U = UART baud time = 1/programmed baud rate.

Table 5-132. Switching Characteristics for UARTx Transmit

(see Figure 5-144)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|-------------------------|---|----------------------|---------------|------|
| 1 | f _{baud(baud)} | Maximum programmable baud rate | | 3.6864 | MHz |
| 2 | t _{w(TX)} | Pulse width, transmit start, stop, data bit | U - 2 ⁽¹⁾ | $U + 2^{(1)}$ | ns |

(1) U = UART baud time = 1/programmed baud rate.




Figure 5-144. UART Timings



5.12.18.2 UART IrDA Interface

The IrDA module operates in three different modes:

- Slow infrared (SIR) (≤ 115.2 Kbps)
- Medium infrared (MIR) (0.576 Mbps and 1.152 Mbps)
- Fast infrared (FIR) (4 Mbps).

Figure 5-145 illustrates the UART IrDA pulse parameters. Table 5-133 and Table 5-134 list the signaling rates and pulse durations for UART IrDA receive and transmit modes.




Figure 5-145. UART IrDA Pulse Parameters

Table 5-133. UART IrDA—Signaling Rate and Pulse Duration—Receive Mode

| CIONALINO DATE | ELECTRICAL PULSE I | DURATION | UNIT | |
|-----------------------|--------------------|----------|------|--|
| SIGNALING RATE | MIN | MAX | UNIT | |
| SIR | | | | |
| 2.4 Kbps | 1.41 | 88.55 | μs | |
| 9.6 Kbps | 1.41 | 22.13 | μs | |
| 19.2 Kbps | 1.41 | 11.07 | μs | |
| 38.4 Kbps | 1.41 | 5.96 | μs | |
| 57.6 Kbps | 1.41 | 4.34 | μs | |
| 115.2 Kbps | 1.41 | 2.23 | μs | |
| MIR | | | | |
| 0.576 Mbps | 297.2 | 518.8 | ns | |
| 1.152 Mbps | 149.6 | 258.4 | ns | |
| FIR | | | | |
| 4 Mbps (Single pulse) | 67 | 164 | ns | |
| 4 Mbps (Double pulse) | 190 | 289 | ns | |

SIGNALING RATE

UNIT

μs μs μs μs μs μs

ns ns

ns ns

ELECTRICAL PULSE DURATION

| SIGNALING RATE | MIN | MAX |
|-----------------------|------|------|
| SIR | · | |
| 2.4 Kbps | 78.1 | 78.1 |
| 9.6 Kbps | 19.5 | 19.5 |
| 19.2 Kbps | 9.75 | 9.75 |
| 38.4 Kbps | 4.87 | 4.87 |
| 57.6 Kbps | 3.25 | 3.25 |
| 115.2 Kbps | 1.62 | 1.62 |
| MIR | | |
| 0.576 Mbps | 414 | 419 |
| 1.152 Mbps | 206 | 211 |
| FIR | | |
| 4 Mbps (Single pulse) | 123 | 128 |
| 4 Mbps (Double pulse) | 248 | 253 |

PRODUCT PREVIEW

5.13 Emulation and Debug

ISTRUMENTS

5.13.1 IEEE 1149.1 JTAG

5.13.1.1 JTAG Electrical Data and Timing

Table 5-135. Timing Requirements for JTAG

(see Figure 5-146)

| NO. | | | OPP100 |) | OPP50 | LINUT |
|-----|---------------------------|---|--------|-----|---------|-------|
| NO. | | | MIN | MAX | MIN MAX | UNIT |
| 1 | t _{c(TCK)} | Cycle time, TCK | 60 | | 60 | ns |
| 1a | t _{w(TCKH)} | Pulse duration, TCK high (40% of t _c) | 24 | | 24 | ns |
| 1b | t _{w(TCKL)} | Pulse duration, TCK low (40% of t _c) | 24 | | 24 | ns |
| 3 | t _{su(TDI-TCKH)} | Input setup time, TDI valid to TCK high | 3 | | 3 | ns |
| 3 | t _{su(TMS-TCKH)} | Input setup time, TMS valid to TCK high | 3 | | 3 | ns |
| 4 | t _{h(TCKH-TDI)} | Input hold time, TDI valid from TCK high | 8 | | 8 | ns |
| 4 | t _{h(TCKH-TMS)} | Input hold time, TMS valid from TCK high | 8 | | 8 | ns |

Table 5-136. Switching Characteristics for JTAG

(see Figure 5-146)

| NO | DADAMETED | OPP10 | 0 | OPP50 | LINUT | |
|-----|---|-------|-----|-------|-------|------|
| NO. | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| 2 | t _{d(TCKI-TDO)} Delay time, TCK low to TDO valid | 0 | 23 | 0 | 23 | ns |




Figure 5-146. JTAG Timing

6 Device and Documentation Support

6.1 Device Support

6.1.1 Development Support

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of applications for this device:

Software Development Tools: Code Composer Studio[™] Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS[™]), which provides the basic run-time target software needed to support any device application.

Hardware Development Tools: Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for this microprocessor platform, visit the Texas Instruments website at www.ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

6.1.1.1 Reference Designs, Starter Kits, and Tools

<u>AM437x Evaluation Module</u>: The AM437x Evaluation Module (EVM) enables developers to immediately start evaluating the AM437x processor family (AM4376, AM4377, AM4378 and AM4379) and begin building applications such as portable navigation, patient monitoring, home/building automation, barcode scanners, portable data terminals and others.

6.1.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all processors and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, XAM4379xZDN). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

X Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

P Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.




Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZDN), the temperature range (for example, blank is the default commercial temperature range), and the device speed range, in megahertz (for example, 80 is 800 MHz). Figure 6-1 provides a legend for reading the complete device name for any device.

For orderable part numbers of AM437x devices in the ZDN package type, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the *Sitara AM437x Cortex-A9 Processors Silicon Errata* (SPRZ408).



- A. The device shown in this device nomenclature example is one of several valid part numbers for this family of devices. For orderable device part numbers, see the Package Option Addendum of this document.
- B. BGA = Ball Grid Array.

Figure 6-1. Device Nomenclature

6.2 Documentation Support

The following documents describe the processor. Copies of these documents are available on the Internet at www.ti.com.

The current documentation that describes the device, related peripherals, and other technical collateral, is available in the product folder at: www.ti.com.

SPRUHL7

AM437x Sitara Processors Technical Reference Manual. Collection of documents providing detailed information on the device including power, reset, and clock control, interrupts, memory map, and switch fabric interconnect. Detailed information on the microprocessor unit (MPU) subsystem as well as a functional description of the peripherals supported is also included.

SPRZ408 AM437x Sitara Processors Silicon Errata. Describes the known exceptions to the functional specifications for this microprocessor.

The following documents are related to the processor. Copies of these documents can be obtained directly from the internet or from your Texas Instruments representative. To determine the revision of the Cortex-A9 core used on your device, see the *AM437x Sitara Processors Silicon Errata* (SPRZ408).

Cortex®-**A9 Technical Reference Manual**. This is the technical reference manual for the Cortex-A9 processor. A copy of this document can be obtained via the internet at http://infocenter.arm.com.

ARM® Core Cortex®-A9 (AT400/AT401) Errata Notice. Provides a list of advisories for the different revisions of the Cortex-A9 processor. For a copy of this document, contact your TI representative.



6.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 6-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|--------|----------------|--------------|---------------------|---------------------|---------------------|
| AM4376 | Click here | Click here | Click here | Click here | Click here |
| AM4377 | Click here | Click here | Click here | Click here | Click here |
| AM4378 | Click here | Click here | Click here | Click here | Click here |
| AM4379 | Click here | Click here | Click here | Click here | Click here |

6.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

6.5 Trademarks

Sitara, DSP/BIOS, XDS, E2E are trademarks of Texas Instruments.

NEON is a trademark of ARM Ltd or its subsidiaries.

ARM, Cortex are registered trademarks of ARM Ltd or its subsidiaries.

EtherCAT is a registered trademark of EtherCAT Technology Group.

POWERVR SGX is a trademark of Imagination Technologies Limited.

All other trademarks are the property of their respective owners.

6.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical Packaging and Orderable Information

7.1 Via Channel

The ZDN package has been specially engineered with Via Channel technology. This technology allows larger than normal PCB via and trace sizes and reduced PCB signal layers to be used in a PCB design with the 0.65-mm pitch package, and substantially reduces PCB costs. It allows PCB routing in only two signal layers (four layers total) due to the increased layer efficiency of the Via Channel BGA technology.

NOTE

Via Channel technology implemented on the this package makes it possible to build a product with a 4-layer PCB, but a 4-layer PCB may not meet system performance goals. Therefore, system performance using a 4-layer PCB design must be evaluated during product design.

7.2 Packaging Information

The following packaging information and addendum reflect the most current data available for the designated device. This data is subject to change without notice and without revision of this document.

The following figure is a preliminary package drawing for the ZDN package option.

Note: The ZDN package is shown with a 17x17 array of 491 solder balls with 0.65-mm pitch, with via channel array (VCA) technology.



PACKAGE OPTION ADDENDUM

3-Dec-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------|------------------|---------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| XAM437XBZDN | ACTIVE | NFBGA | ZDN | 491 | 90 | TBD | Call TI | Call TI | | | Samples |
| XAM437XBZDN100 | ACTIVE | NFBGA | ZDN | 491 | 90 | TBD | Call TI | Call TI | | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

3-Dec-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZDN (S-PBGA-N491)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. nFBGA package configuration.
- D. This is a Pb-free solder ball design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity