



24V to 12V Generation





12V to 3.3V Generation for Controll Processor






12V to 5V Generation






DRN BY	NR							
DATE			Ronanki In	fotech P	N# I	td		
CHKD BY	SIVA REDDY		i wiaiki iii	iolecii i	VI L	·lu		
DATE		Title						
APPD BY	'		MAIN & MISC PWR					
DATE		Size	Document Number					Rev
	ETARY INFORMATION	C	PCA					1.0
prior written		Date:	Sunday, March 22, 2015	Sheet	3	of	46	•

HIP CLOCK SOURCE








MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESEERVED

Serial Interface Mode or Pin Mode Selection

DRN BY	NR							
DATE			Ronanki Infotech Pvt Ltd					
CHKD BY	SIVA REDDY		HUHAHKI II	IIOLECITI	VLL	-lu		
DATE		Title						
APPD BY			HIP CLK					
DATE		Size	Document Number					Rev
PROPRIETARY INFORMATION		C	PCA					1.0
No disseminat	tion or use allowed without	Doto:	1.011				_	



5 DDR3 MEMORY HIP H_VCC_1V5 H_VCC_1V5 → HIP_DDR3_DQ[0:63] 5,6,7 A1 VDDQ_A1 A8 VDDQ_A0 A9 VDDQ_C1 VDDQ_C2 P3 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_H9

H VCC 1V5

5,6,7 HIP_DDR3_ADR[0:14] >>-

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ11 DQ11 DQ12 DQ13 DQ14 DQ15

M8 VREFCA

VREFDQ

SDRAM

VSSQ_B1 VSSQ_B9 VSSQ_D1 VSSQ_D8 VSSQ_E2 VSSQ_E8 VSSQ_F9 VSSQ_G1 VSSQ_G9

VSS_A9 VSS_B3 VSS_E1 VSS_G8 VSS_J2 VSS_M1 VSS_M1 VSS_M1 VSS_P1 VSS_P9 VSS_T1 VSS_T9

MT41.I64M16.IT-15E AIT

C123 C124 C125 C126 C127 C128 C129 C130 C131 C132

100nF 16V

DRN BY DATE

CHKD BY DATE

DATE

Ronanki Infotech Pvt Ltd

HIP_DDR3_32-63

100nF 100nF 100nF 100nF 16V

DDR3 device power pins.

C134 C135 C136 100nF 100nF 10F_16V

Place these capacitors near to the respective

A8 VDDQ_A1
A8 VDDQ_A2
C1 VDDQ_A8
C9 VDDQ_C1
D2 VDDQ_D2
E9 VDDQ_D2
F1 VDDQ_E9
H2 VDDQ_H2
VDDQ_H9

M8 VREFCA

VREFDQ

SDRAM

DDR3

VSS_A9 B3
VSS_B3 E1
VSS_E1 G8
VSS_B8 J2
VSS_J2 J8
VSS_M1 M5
VSS_M1 M6
VSS_M1 VSS_P1
VSS_P1 P9
VSS_P1 T9
VSS_T9
VSS_T9

100nF 16V

MT41.I64M16.IT-15F AIT

C114 C115 C116 C117 C118 C119 C120 C121

100nF 100nF 100nF 100nF 100nF 100nF 16V 16V 16V

DDR3 device power pins.

HIP_VREF_0V75 C137 C138 100nF 100nF 10F 16V


Place these capacitors near to the respective


BE VDD LH
BE VDD SE
BE VDD

H_VCC_1V5


5,6,7 HIP_DDR3_ADR[0:14] >>-

HIP DDR3 AND NAND INTERFACE





NAND FLASH



DRN BY	NR			
DATE			Ronanki Infotech Pvt Ltd	
CHKD BY	SIVA REDDY		HOHAHKI IIIIOLECITT VI LIU	
DATE		Title		
APPD BY			HIP_DDR3_NAND	
DATE		Size	Document Number	Rev
	TARY INFORMATION	C	PCA	1.
No disseminat	ion or use allowed without	- ·	0 1 11 100 0015	



H VCC3V3 AUX

H AVCC3V3


C161 C162 C163 C164 100nF 100nF 100nF 10uF 25V 25V 25V 25V H VCC2V5


H DVDD1V0

CONFIGURATION MAPPING


PIN	BIT 1,0
VSS	00
LED[0]	01
LED[1]	10
LED[2]	Unused
VDDO	11


PIN	CONFIG Bit1	CONFIG Bit0	Value Assignment
CONFIG	0	0	PHY Address[0] = 0 VDDO_LEVEL = 3.3V
CONFIG	1	1	PHY Address[0] = 1 VDDO_LEVEL = 3.3V
CONFIG	1	0	PHY Address[0] = 0 VDDO_LEVEL = 2.5V
CONFIG	0	1	PHY Address[0] = 1 VDDO_LEVEL = 2.5V







DRN BY	NR			
DATE			Ronanki Infotech Pvt Ltd	
CHKD BY	SIVA REDDY		Monanki iniolecii i vi Elu	
DATE		Title		
APPD BY			HIP_GIG_88E1512/14	
DATE		Size	Document Number	Rev
	FARY INFORMATION on or use allowed without	С	PCA	1.0








Mini PCIe INTERFACE







SELECT PART BASED ON MECHANICAL CONSTRAINTS


Product Selector Right angle MOLEX SMT with pegs0.80mm (.031") pitch


Part Number Height mm (in.)
538-48338-0040 4.00 (.157)
538-48338-0052 5.20 (.220)
538-48338-0055 5.60 (.220)
538-48338-0057 5.75 (.226)
538-48338-0065 6.50 (.256)
538-48338-068 6.80 (.268)
538-48338-068 0.80 (.268)
538-48338-070 7.00 (.276)
538-48338-070 7.00 (.275)
538-48338-075 7.50 (.295)
538-48338-080 8.00 (.315)
538-48338-099 9.90 (.390)

DRN BY	NR				A
DATE			Ronanki Infotech Pvt Ltd		
CHKD BY	SIVA REDDY		Honanki imolecii i vi Eld		
DATE		Title			
APPD BY			HP_MINI_PCIE		
DATE		Size	Document Number		Rev
-	ETARY INFORMATION	В	PCA		1.0
No dissemina prior written	ation or use allowed without permission	Date:	Sunday, March 22, 2015 Sheet 12 of	46	
	2		1		











Power Sequencing (UCD9090)




PMBus Address Pins


FMDus	Address Fins
PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
SHORT	

DRN BY	NR							
DATE			Ronanki Infotech Pvt Ltd					
CHKD BY	SIVA REDDY		HOHAHKI IIII	JUGCIII	VI L	ıu		
DATE		Title						
APPD BY			HIP_POWER_SEQ					
DATE		Size	Document Number					Rev
	TARY INFORMATION ion or use allowed without	С	PCA					1.0
prior written or		Date.	Sunday March 22 2015	Shoot	17	of	46	



3.3V_AUX to 2.5V Generation H_VCC2V3_AUX ORDER DESTRUCTION 17.18 H_VCC3V3_AUX_EN RASS_W_IKH_VCC2V5 EPAD ONE DESTRUCTION DESTRUCTION RASS_W_IKH_VCC2V5 EPAD VOUT = (R1+R2)/R2*1.204 = (39.2k+36.5k)/36.5k*1.204 = 2.50V







OUTPUT CAPACITOR CALCULATION Cout= 2 * delta(Iout) / (Fsw*delta(Vout) = 2 * 1 / (700kHz*0.125)


REFERENCE CAPACITOR = 100uF


INDUCTOR CALCULATION L= (Vin - Vout)/(Iout * Kind) *(Vout / (Vin * Fsw)) = (12 - 1.5)/(4.5 * 0.3) * (1.5 / (12 * 700KHz)) = 7.78 * 0.18u = ~ 1.38uH

REFERENCE CAPACITOR = 1.2uH











MIP CLOCK SOURCE







 MCU_SI_MODE[1:0]
 DESCRIPTION

 00
 SPI MODE (Default)

 01
 12C MODE


 10
 PIN MODE (NO SERIAL PROGRAMMING)

RESEERVED

11

Serial Interface Mode or Pin Mode Selection

DRN BY	NR							
DATE			Ronanki Infotech Pvt Ltd					
CHKD BY	SIVA REDDY		Honanki iniolech FVI LIU					
DATE		Title						
APPD BY			MIP_CLK					
DATE		Size	Document Number					Rev
PROPRIETARY INFORMATION		C	PCA					1.0
No disseminat	tion or use allowed without	Doto:					_	



5 DDR3 MEMORY MIP M_VCC_1V5 M_VCC_1V5 →

✓

MIP_DDR3_DQ[0:63] 21,22,23 → MIP_DDR3_DQ[0:63] 21,22,23 A1 VDDQ_A1 A8 VDDQ_A0 A9 VDDQ_C1 VDDQ_C2 P3 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_E9 VDDQ_H9 A8 VDDQ_A1
A8 VDDQ_A2
C1 VDDQ_A8
C9 VDDQ_C1
D2 VDDQ_D2
E9 VDDQ_D2
F1 VDDQ_E9
H2 VDDQ_H2
VDDQ_H9 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ11 DQ11 DQ12 DQ13 DQ14 DQ15 B2 VDD B2 P MIP_VREF_0V75 R9


VDDQ_H

BB

VDDQ_H


VDDQ_H M8 VREFCA VREFCA 21,22,23 MIP_DDR3_ADR[0:14] >>-VREFDQ 21,22,23 MIP_DDR3_ADR[0:14] >>-VREFDQ SDRAM SDRAM DDR3 R389 ZQ


VSSQ_E2 VSSQ_E8 VSSQ_F9 VSSQ_G1 VSSQ_G9 VSS_A9 VSS_B3 VSS_E1 VSS_G8 VSS_J2 VSS_M1 VSS_M1 VSS_M1 VSS_P1 VSS_P9 VSS_T1 VSS_T9 MT41.I64M16.IT-15F AIT MT41.I64M16.IT-15E AIT M_VCC_1V5 M VCC 1V5 C706 C707 C708 C709 C710 C711 C712 C713 C714 C715 C716 C717 C718 C719 C720 C721 C722 C723 C724 100nF 100nF 100nF 100nF 100nF 100nF 16V 16V 16V 100nF 16V 100nF 100nF 100nF 100nF 100nF 16V 16V 100nF 16V Place these capacitors near to the respective Place these capacitors near to the respective DDR3 device power pins. DDR3 device power pins. MIP_VREF_0V75 MIP_VREF_0V75 C725 C726 100nF 100nF 10F_16V 16V 16V C728 C729 C730 100nF 100nF 10F_16V




DRN BY DATE Ronanki Infotech Pvt Ltd CHKD BY DATE MIP_DDR3_32-63 DATE

MIP DDR3 AND NAND INTERFACE






NAND FLASH









CONFIGURATION MAPPING


PIN	BIT 1,0
vss	00
LED[0]	01
LED[1]	10
LED[2]	Unused
VDDO	11


PIN	CONFIG Bit1	CONFIG Bit0	Value Assignment
CONFIG	0	0	PHY Address[0] = 0 VDDO_LEVEL = 3.3V
CONFIG	1	1	PHY Address[0] = 1 VDDO_LEVEL = 3.3V
CONFIG	1	0	PHY Address[0] = 0 VDDO_LEVEL = 2.5V
CONFIG	0	1	PHY Address[0] = 1 VDDO_LEVEL = 2.5V







DRN BY NR		
DATE	Ronanki Infotech Pvt Ltd	
CHKD BY SIVA REDDY	HOHAHKI IIIIOLECII I VI LIU	
DATE	Title	
APPD BY	MIP_GIG_88E1512/14	
DATE	Size Document Number	Rev
PROPRIETARY INFORMATION No dissemination or use allowed without	C PCA	1.0













SHDSL HEADER INTERFACE






DRN BY	NR								
DATE				Ronanki Ir	ofotoch E	Dv4 I	td		
CHKD BY	SIVA REDDY		Ronanki Infotech Pvt Ltd						
DATE		Title							
APPD BY			MIF	P_SHDSL					
DATE		Size	Docu	ument Number					Rev
PROPRIETARY INFORMATION No dissemination or use allowed without		В	PC	A					1.0
prior written pe		Date:	Sunc	day, March 22, 2015	Sheet	29	of	46	







DRN BY NR							
DATE		Ronanki In	fotech P	Pvt Ltd			
CHKD BY SIVA REDDY		nonanki ili	iolecii i	VI L	ıu		
DATE	Title						
APPD BY		MIP_RIF_234					
DATE	Size	Document Number					
PROPRIETARY INFORMATION	C	PCA					1.0
No dissemination or use allowed without prior written permission	Date:	Sunday, March 22, 2015	Sheet	30	of	46	










| DATE | PROPRIETARY INFORMATION | 6 stamement on on allowed without | 10 pate: Surday Misch 22 2015 | Sheet 34 of 46 |


Power Sequencing (UCD9090)





PMBus Address Pins


FMDus	Address Fins
PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
SHORT	

DRN BY	NR									
DATE			Ronanki Infotech Pvt Ltd							
CHKD BY	SIVA REDDY	HOHAHKI IIIIOLECH FVL LLU								
DATE		Title								
APPD BY			MIP_POWER_SEQ							
DATE		Size	Document Number					Rev		
PROPRIETARY INFORMATION No dissemination or use allowed without		С	PCA					1.0		
refor written no	emission	Date.	Sunday March 22 2015	Shoot	35	of	46			









1.5V to 0.75V Generation

PGNI

C1131 C1132

MIP_VREF_0V75

C1144 C1145

M_VCC_1V5

VOUT = 0.8 * (R1/R2 + 1) = 0.8 * (8.87/10 + 1) = 1.5V Rrt=48000 * Fsw(kHz)^(-0.997) - 2 =48000 * 700^(-0.997) - 2 =~68 Kohms OUTPUT CAPACITOR CALCULATION Cout= 2 * delta(Iout) / (Fsw*delta(Vout) = 2 * 1 / (700kHz*0.125) = ~38uF REFERENCE CAPACITOR = 100uF INDUCTOR CALCULATION L= (Vin - Vout)/(Iout * Kind) * (Vout / (Vin * Fsw)) = (12 - 1.5)/(4.5 * 0.3) * (1.5 / (12 * 700KHz)) = 7.78 * 0.18u

REFERENCE CAPACITOR = 1.2uH

chk pwr req for ambe3000 if any other 24 to 12v?

DC FAN Connector for SOC

