FPGA VHDL course final project

Car Parking System

Student: Hossein Soltani **Instructor:** Dr. Farhad Pouladi


TA: Arash Rezaee

Introduction

The purpose of this project is **to design and implement a car parking system using FPGA**. The system will control the entrance of the parking lot by prompting each car approaching the gate for a password.

After the correct password is entered, the gate will open and the car will be allowed to enter. If the wrong password is entered, the car will have to try again. Once the car has entered the parking lot, the gate will close and the system will be ready to serve the next car.

Project Description



The VHDL code written for the project is designed to control the gate and password prompt process.

The system will be activated when **a car approaches the gate** and will prompt the driver to enter a **4-digit password**.

If the password is correct, the gate will open and the car will be allowed to enter.

If the password is incorrect, the driver will have to try again.

Two sensors are being used for detecting cars.

One is the front sensor and the other one is the back sensor.


The first one is used for **detecting cars approaching the gate** (outside of the parking lot).

The latter is used for detecting cars that passed the gate and are inside of the parking lot.

Design and Implementation

For implementing such a system, I used Moore FSM (finite state machine) as the model of the system states.

This is the designed FSM:



We have 5 states for the FSM model of the system:

IDLE

-> The state for when the system is at its starting state.

At this state, the system waits until a car approaches and the front_sensor detects that. When the front_sensor detects that, the state will be changed to **WAIT_PASSWORD** state.

WAIT PASSWORD

-> At this state, the system is waiting for the user to enter its password. If the user enters the password correctly, the system will go to **RIGHT_PASS** state. Otherwise it'll go into **WRONG_PASS** state.

RIGHT_PASS

-> When the entered password at **WAIT_PASSWORD** was correct, the system will come into this state.

The gate will be opened to allow the car to get into the parking lot.

Also, a green led will blink repeatedly.

At this state, if the **back_sensor** was on (1), meaning that the car already **got into the parking lot**, it'll go into **IDLE** state. So the system will be ready to serve another car.

Otherwise, if the **back_sensor** was off (0), the system would stay in that state. That means the car is still in front of the parking lot gate and hasn't gone in yet.

WRONG_PASS

-> When the entered password at **WAIT_PASSWORD** was correct, the system will come into this state.

A red led will blink repeatedly.

The gate will also be closed.

At this state, the system prompts the user to get its password. It'll continue to be in this state until the user enters the correct password.

When the correct password is entered, the system will go into **RIGHT_PASS** state.

STOP

-> When a car already entered the parking lot (entered the correct password) and it's near the gate (probably crossing it),

but also there's another car approaching the gate for entering.

At this state, the system prompts the new car that is in front of the gate for the password.

And waits until it enters the correct password. Just like **WRONG_PASS** state.

But also keeps the gate open because the back_sensor is on (1), and is indicating that that old car is still close to the gate and the gate should be still.

The code

I used the **modular approach** in my project. The code is parted into these files:

-- car_parking_system_tb.vhd

test bench file.

-- car_parking_system.vhd

main design, contains the main entity and architecture codes.

-- states.vhd

a package that contains the code of different states.

-- types.vhd

a package that contains custom types and also constants.

custom types:

password_t -> password type; An array of integers with the length of
4.

states_t -> FSM states; IDLE, WAIT_PASSWORD, RIGHT_PASS, WRONG_PASS,
STOP.

-- utils.vhd

some useful functions that are used across the code.

-- car_parking_system.vhd --

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use work.types.all;
use work.states.all;

entity car_parking_system is
   port (
    front_sensor : in std_logic;
    back_sensor : in std_logic;
```

```
green led : inout std logic;
   password in : in integer range 0 to 9; -- can be BCD numbers
   gate out : out std logic; -- gate out = '0' => gate close , gate out =
   rst : in std logic
 );
end car parking system;
architecture behav of car parking system is
 shared variable cur state : states t := IDLE;
 signal prev state : states t := IDLE;
begin
   if (rst'event and rst = '0') then
     prev state <= IDLE;</pre>
   elsif (rising edge(clk)) then
     prev state <= cur state;</pre>
   end if;
 main proc: process (prev state, green led, red led, password in,
front sensor, back sensor)
    variable wait password state counter: integer range 0 to 4 := 0;
    variable entered password : password t := (others => 0);
     case prev state is
        when IDLE =>
          idle state (wait password state counter, entered password,
green_led, red_led, gate_out, front_sensor, cur_state);
        when WAIT PASSWORD =>
```

-- states.vhd --

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.types.all;
use work.utils.all;
package states is
 procedure idle state(
   variable wait password state counter: out integer range 0 to 4;
   variable entered_password
: out password_t;
   signal green led
   signal red led
  signal gate out
   signal front sensor
  variable cur state
 );
 procedure wait password state(
   signal password in
   variable wait password state counter: inout integer range 0 to 4;
   variable entered_password : inout password_t;
   variable cur state
 );
 procedure right password state(
   signal green led
   signal red led
   signal gate out
   variable cur state
 );
 procedure wrong password state(
  variable entered password
   signal green led
```

```
signal red led
   signal password in
   signal gate_out
   variable cur state
 );
 procedure stop state(
   variable entered password : inout password t;
   variable cur state
  signal green_led
   signal red led
  signal password in
end package;
package body states is
 procedure idle state(
   variable wait password state counter: out integer range 0 to 4;
   variable entered_password : out password_t;
   signal green led
   signal red led
   signal gate out
    cur state := WAIT PASSWORD;
   end if;
   wait password state counter := 0;
   entered password := (others => 0);
   green led <= '0';</pre>
   red led <= '0';
   gate out <= '0';</pre>
 procedure wait password state(
```

```
signal password in
 variable wait password state counter : inout integer range 0 to 4;
 variable entered password
 if (wait password state counter < WAIT PASSWORD STATE MAX COUNTER)</pre>
   entered password(wait password state counter) := password in;
    wait password state counter := wait password state counter + 1;
   if (verify password(CORRECT PASSWORD, entered password)) then -- ?
 end if;
end wait password state;
procedure right password state(
 signal front sensor
 signal back sensor
 signal green led
 signal red led
 signal gate out
 variable cur state
 gate out <= '1';</pre>
 green led <= not green led;</pre>
  red led <= '0';</pre>
```

```
if (back sensor = '1') then
     if (front sensor = '1') then
       cur state := STOP;
       cur state := IDLE;
     cur state := RIGHT PASS; -- don't change the state
   end if;
 end right password state;
 procedure wrong password state(
   variable entered password
   signal green led
  signal red_led
   signal password in
   signal gate out
   gate out <= '0';</pre>
   green led <= '0';</pre>
   entered password := password left shift insert(entered password,
password in);
   if (verify password(CORRECT PASSWORD, entered password)) then
    cur state := RIGHT PASS;
 end wrong password state;
   variable entered_password : inout password_t;
```

-- types.vhd --

```
package types is
  type password_t is array (0 to 3) of integer range 0 to 9; -- this will
store the entered password/PIN
  type states_t is (
    IDLE, WAIT_PASSWORD, RIGHT_PASS, WRONG_PASS, STOP
);
  constant WAIT_PASSWORD_STATE_MAX_COUNTER : integer range 0 to 4 := 4; --
wait 4 cylces -> user must enter a number at each cycle ==> we have 4
digits password/PIN
  constant CORRECT_PASSWORD: password_t := (1, 2, 3, 4);
end types;
```

```
library ieee;
use ieee.std logic 1164.all;
use work.types.all;
package utils is
function verify password(correct password: password t; password:
password t) return boolean;
 function password left shift insert (password: password t; password in:
integer range 0 to 9) return password t;
end utils;
package body utils is
function verify password(correct password: password t; password:
password t)
   for i in correct password'range loop
    if (correct password(i) /= password(i)) then
      return false;
  return true;
end verify password;
 function password left shift insert(password: password t; password in:
variable returning password: password t := (others => 0);
   returning password(0) := password(1);
  returning password(1) := password(2);
  returning password(2) := password(3);
  returning password(3) := password in;
  return returning password;
 end password left shift insert;
```

-- car_parking_system_tb.vhd --

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity car parking system tb is
end car parking system tb;
architecture test bench of car parking system tb is
      back sensor : in std logic;
      green_led : inout std_logic;
      red led : inout std logic;
      password in : in integer range 0 to 9; -- can be BCD numbers
      gate out : out std logic; -- gate out = '0' => gate close ,
       rst : in std logic
  signal green led : std logic := '0';
  signal password in : integer range 0 to 9 := 0; -- can be BCD numbers
  signal gate out : std logic := '0'; -- gate out = '0' => gate close ,
```

```
begin
  dut: car parking system
      back sensor => back sensor,
      green_led => green_led,
      password in => password in,
      gate out => gate out,
      rst => rst
          clk <= '1';
          wait for CLK PERIOD / 2;
          clk <= '0';
          wait for CLK PERIOD / 2;
      wait for CLK PERIOD;
```

```
wait for CLK PERIOD;
       password in <= 0, 0 after CLK PERIOD, 3 after 2*CLK PERIOD, 4 after
3*CLK PERIOD;
       wait for 6*CLK PERIOD;
       password in <= 0, 5 after CLK PERIOD, 3 after 2*CLK PERIOD, 7 after
3*CLK PERIOD;
       wait for 6*CLK PERIOD;
       password in <= 1, 2 after CLK PERIOD, 3 after 2*CLK PERIOD, 4 after
3*CLK PERIOD;
      wait for 6*CLK PERIOD;
       password in <= 1, 2 after CLK PERIOD, 3 after 2*CLK PERIOD, 4 after
3*CLK PERIOD;
       wait for 6*CLK PERIOD;
STOP
       front sensor <= '1';</pre>
       back sensor <= '1';</pre>
       wait for 6*CLK PERIOD;
       front sensor <= '0';</pre>
       back sensor <= '0';</pre>
       password in <= 0, 5 after CLK PERIOD, 3 after 2*CLK PERIOD, 7 after
3*CLK PERIOD;
       wait for 6*CLK PERIOD;
       password in <= 1, 2 after CLK PERIOD, 3 after 2*CLK PERIOD, 4 after
3*CLK PERIOD;
       wait for 6*CLK PERIOD;
```

```
front sensor <= '0';</pre>
       wait for 6*CLK PERIOD;
       back sensor <= '0';</pre>
       wait for CLK PERIOD;
       front sensor <= '1';</pre>
       wait for CLK PERIOD;
       password in <= 1, 2 after CLK PERIOD, 3 after 2*CLK PERIOD, 4 after
3*CLK PERIOD;
       wait for 10*CLK PERIOD;
       front sensor <= '0';</pre>
       back sensor <= '0';</pre>
       password in <= 1, 2 after CLK PERIOD, 3 after 2*CLK PERIOD, 4 after
3*CLK PERIOD;
       wait for 10*CLK PERIOD;
       rst <= '1';
       wait for 3*CLK PERIOD;
       rst <= '0';
       wait for 3*CLK PERIOD;
       wait for 50 * CLK_PERIOD;
       finished <= '1';</pre>
```

```
wait;
end process;
end test_bench;
```

Synthesizing process

I used **ISE** as the program for synthesizing my VHDL code into circuit. At first, I got an error like this:

Line 44: statement is not synthesizable since it does not hold its value under NOT(clock-edge) condition.

Line 44 of the code was this:

```
begin
40
       if (rst'event and rst = '0') then
41
        cur state <= IDLE;
42
43
       elsif (rising edge(clk)) then
         if (front sensor'event and front sensor = '1') then
44
             cur state <= WAIT PASSWORD;
45
46
             wait password state counter := 0;
47
             entered password := (others => 0);
48
```

After lot of searching and asking friends, finally I realized that I should've written my main process like this:

```
34 \stackrel{.}{\ominus} architecture behav of car_parking_system is
35
     shared variable cur_state : states_t := IDLE;
     signal prev_state : states_t := IDLE;
38
    begin
39 🖯 🌈 process (clk, rst)
40
41 Ö
       if (rst'event and rst = '0') then
42
         prev_state <= IDLE;
43
        elsif (rising_edge(clk)) then
         prev_state <= cur_state;
44
45 🖨
       end if;
46 🖯
      end process;
47
48 🖨
      main_proc: process (prev_state, green_led, red_led, password_in, front_sensor, back_sensor)
49
      variable wait_password_state_counter : integer range 0 to 4 := 0;
50
         variable entered_password : password_t := (others => 0);
51
52
      begin
53 🖯
         case prev_state is
54 🖨
            when IDLE =>
55 🖨
             idle_state(wait_password_state_counter, entered_password, green_led, red_led, gate_out, front_sensor, cur_state);
56
57 🖨
           when WAIT PASSWORD =>
58 🖨
             wait_password_state(password_in, wait_password_state_counter, entered_password, cur_state);
59
60 🖨
            when RIGHT_PASS =>
```

This code will be synthesizable.

In this code I used 2 processes.

One that will be run repeatedly **because of the clock being sensed each time**. Another process will be run **when current state or other inputs change**.

cur state is actually the next state that is being set in the second process code.

I also had to change the **Idle state procedure** code:

```
procedure idle state(
 variable wait_password_state_counter : out integer range 0 to 4;
 variable entered_password : out password_t;
 signal green_led
                                : inout std logic;
                             : inout std_logic;
 signal red led
 signal gate_out
                                   : out std logic;
 signal front_sensor
                               : in std_logic;
 variable cur_state
                                  : out states_t
) is
begin
 if (front sensor'event and front sensor = 'l') then
   cur state := WAIT PASSWORD;
 end if;
 wait password state counter := 0;
 entered password := (others => 0);
 green_led <= '0';
 red_led <= '0';
 gate out <= '0';
end idle_state;
```

This code part was the real part that was causing the problem.

I put this into the **Idle procedure**, instead of it being a stand-alone statement inside of the main process.

After that I tried to Synthesize my code using ISE and it was successful!

I sent the video of the synthesized circuit along with my files. Because the circuit was very very big and couldn't fit here:)

Conclusion

The car parking system FPGA project was successfully designed and simulated.

The system is able to control the entrance of the parking lot by prompting for a password and only allowing access with the correct password.

The system also functions correctly, opening and closing the gate as needed.

This project demonstrates the capabilities of an FPGA in controlling a real-world system and can serve as a starting point for further developments in the field.