
ECE 411 Team NaN

MP4: Basic Pipeline Datapath Design

Naveen Nathan (nnathan2)
Neo Vasudeva (neov2)
Anchit Rao (anchitr2)

March 23, 2021



Pipeline Control:

```
Default Control Signals:

pcmux_sel = pcmux::pc_plus4;

alumux1_sel = alumux::rs1_out;

alumux2_sel = alumux::i_imm;

regfilemux_sel = regfilemux::alu_out;

cmpmux_sel = cmpmux::rs2_out;

aluop = rv32i_types::alu_add;

cmpop = rv32i_types::beq;

dcache_read = 1'b0;

dcache_write = 1'b0;

dcache_byte_enable = 4'b1111;

load_regfile = 1'b0;

read_word_sel = 2'b00;
```

```
Opcode
         Control Signals (in Control Word)
imm
         // slti
         if (funct3 == rv32i types::slt) begin
           load regfile = 1'\overline{b}1;
           cmpop = rv32i types::blt;
           regfilemux sel = regfilemux::br en;
           cmpmux sel = cmpmux::i imm;
         end
         // sltiu
         else if (funct3 == rv32i types::sltu) begin
           load regfile = 1'b1;
           cmpop = rv32i types::bltu;
           regfilemux sel = regfilemux::br en;
           cmpmux sel = cmpmux::i imm;
         // sr (srai, srli)
         else if (funct3 == rv32i_types::sr) begin
           load regfile = 1'b1;
           regfilemux sel = regfilemux::alu out;
           // srai/srli
           if (funct7 == 7'b0100000)
             aluop = rv32i types::alu sra;
           else
             aluop = rv32i types::alu srl;
         // other immediate instructions
         else begin
```

```
load regfile = 1'b1;
           aluop = alu ops'(funct3);
         end
         load regfile = 1'b1;
lui
         regfilemux sel = regfilemux::u imm;
         // other control signals
reg_arith
         load regfile = 1'b1;
         alumux1 sel = alumux::rs1 out;
         alumux2 sel = alumux::rs2 out;
         regfilemux sel = regfilemux::alu out;
         // add/sub
         if (funct3 == rv32i types::add) begin
               if (funct7 == 7'b0000000)
                    aluop = rv32i types::alu add;
               else
                    aluop = rv32i types::alu sub;
         end
         // srl/sra
         else if (funct3 == rv32i types::sr) begin
              if (funct7 == 7'b0000000)
                    aluop = rv32i types::alu srl;
               else
                    aluop = rv32i types::alu sra;
         end
         // sll
         else if (funct3 == rv32i types::sll)
               aluop = rv32i types::alu sll;
         // slt
         else if (funct3 == rv32i types::slt) begin
               cmpop = rv32i types::blt;
               regfilemux sel = regfilemux::br en;
               cmpmux sel = cmpmux::rs2 out;
         end
         // sltu
         else if (funct3 == rv32i types::sltu) begin
               cmpop = rv32i types::bltu;
               regfilemux_sel = regfilemux::br en;
               cmpmux sel = cmpmux::rs2 out;
         end
         // xor
         else if (funct3 == rv32i types::axor)
               aluop = rv32i types::alu xor;
```

```
else if (funct3 == rv32i types::aor)
              aluop = rv32i types::alu or;
         // and
         else if (funct3 == rv32i_types::aand)
              aluop = rv32i types::alu and;
         alumux1 sel = alumux::pc out;
auipc
         alumux2 sel = alumux::u imm;
br
         pcmux sel = br en;
         alumux1 sel = alumux::pc out;
         alumux2 sel = alumux::b imm;
         cmpop = funct3;
         dcache read = 1'b1;
load
         load regfile = 1'b1;
         unique case (funct3)
           rv32i_types::lw: begin
             regfilemux sel = regfilemux::lw;
             read word sel = 2'b00;
           end
           rv32i types::lb: begin
             regfilemux sel = regfilemux::lb;
             read word sel = 2'b01;
           end
           rv32i types::lbu: begin
             regfilemux sel = regfilemux::lbu;
             read word sel = 2'b01;
           end
           rv32i types::lh: begin
             regfilemux sel = regfilemux::lh;
             read word sel = 2'b10;
           rv32i types::lhu: begin
             regfilemux sel = regfilemux::lhu;
             read word sel = 2'b10;
           end
           default: ;
         endcase
store
         alumux2 sel = alumux::s imm;
         dcache write = 1'b1;
         unique case (funct3)
           rv32i types::sw: begin
             dcache byte enable = 4'b1111;
           rv32i types::sb: begin
             dcache byte enable = 4'b0011 <<
         {mem_address_unaligned[1], 1'b0};
```

```
end
    rv32i_types::sh: begin
    dcache_byte_enable = 4'b0001 <<
mem_address_unaligned[1:0];
    end
    default: ;
    endcase

jal     pcmux_sel = pcmux::alu_mod2;
    regfilemux_sel = regfilemux::pc_plus4;
    alumux1_sel = alumux::pc_out;
    alumux2_sel = alumux::j_imm;

jalr     pcmux_sel = pcmux::alu_mod2;
    regfilemux_sel = regfilemux::pc_plus4;</pre>
```

Control Word Struct Definition:

```
struct packed {
       logic alumux1_sel;
       logic [2:0] alumux2_sel;
       logic [3:0] regfilemux_sel;
       logic cmpmux_sel;
       logic [2:0] cmpop;
       logic [2:0] aluop;
       logic load regfile;
       logic [1:0] read_word_sel;
       logic dcache_read;
       logic dcache write;
       logic [3:0] dcache_byte_enable;
} ctrl_word_t
IF_ID Register Definition:
struct packed {
       logic [31:0] instruction;
       logic [31:0] PC;
} IF_ID
ID_EX Register Definition:
struct packed {
       logic [31:0] instruction;
       logic [31:0] PC;
       ctrl_word_t control_word;
} ID_EX
EX_MEM Register Definition:
struct packed {
       logic [31:0] alu_out;
       logic [31:0] rs2_out;
       logic [31:0] rd;
       logic br en;
       logic [31:0] u_imm;
       ctrl_word_t control_word;
} EX_MEM
```

MEM_WB Register Definition:

```
struct packed {
    logic [31:0] alu_out;
    logic [31:0] rd;
    logic br_en;
    logic [31:0] u_imm;
    ctrl_word_t control_word;
    logic [31:0] mdrreg_out;
} MEM_WB
```