



Beaglebone Pinheader P8

Beaglebone Pinheader P9




10 k for PRU-Input should also be fine  
NOTE: order seems messed up, but ensures a proper boot  
P8-31:46 are also responsible for bootconfig of beaglebone



Pin-Mapping is documented in  
concept\_hw\_beagle\_pinout.xls  
target\_io is doubled for  
pru-timestamping - pru-io is not  
flexible, no dir-change during  
runtime

Behaviour on Shutdown:  
3V3 0V  
VDD5V 0V  
SYS5V 1.16V  
PWR\_BTN 3.74V  
nRES\_BTN 0.15V  
nSTART: BB\_PCB has nothing  
discrete except switch to GND  
nRST: BB\_PCB has 10k PU & 2.2  
uF Buffer & switch to GND




Title Shepherd - Host Interface NES Lab / TU Dresden		
Size A4	Number	Revision
Date: 2.12.2021	Sheet of shepherd_v2.PjPcb	
File: C:\Users\...Host-Interface.SchDoc	Drawn By: Ingmar	

**SYNC-PORT (GPS, RF-Broadcast, Ext-Trigger, Sys\_WakeUp)**

GPS or external rf-trigger could also wake system by dedicated alarm-pulse

-> BB-Cape-System stays - so it moves to separate PCB




**TODO:**  
Separate into smaller Individual Schem


Possible Changes:

- LED Button could be designed with just 3 Leads, or even 2
- One LED per PRU is enough


### PRU-LED-Feedback



### Calibration-EEPROM




### Local Control Button



Note: compatible to HWRev1.x  
(the JST-Footprint is flipped there)

schematic changed to avoid internal voltages on cable

### Watchdog



change 60 to 20 min: add a second 100k over first one

**BB-Behaviour on Shutdown:**

3V3	0V
VDD5V	0V
SY5V	1.16V

nSTART: BB\_PCB has nothing discrete except switch to GND  
-> use 3V3 as Pull-Down to only get affected by wake-signal when BB is powered off

nRST: BB\_PCB has 10k PU & 2.2 uF Buffer & switch to GND

**Watchdog - Advantages:**

- nodes are in remote rooms, often without access
- fallback if we can't control POE-Power of ports (most likely)
- with a WD the BB can shut down and be woken up periodically
- BB does not mind a wake-up-signal when already running
- routine: BB asks server for tasks, waits or goes to sleep again

**TPL5000 Watchdog behaviour:**

- time-delay is configured via resistor (100ms .. 2h)
- "wake" is triggered for 31 ms on timer-match
- system has to confirm wake by triggering "done"
- if "done" is not triggered before next "wake" a reset occurs

057 kOhm	10 min
077 kOhm	20 min
092 kOhm	30 min
125 kOhm	60 min
150 kOhm	90 min
170 kOhm	120 min

ARTC (i.e. PCF2129 with Linux-Drivers) with alarm-timer and watchdog would be preferred, but both functions are only triggered ONCE without interaction. So if the BB gets woken but fails to boot there will never be a reset.

Title		Shepherd - Misc
		NES Lab / TU Dresden
Size	Number	Revision
A4		
Date:	2.12.2021	Sheet of shepherd_v2.PjPcb
File:	C:\Users\...\Misc SchDoc	Drawn By: Ingmar

Routing-HINTS:  
- SPI Lines need special care  
- equalize length  
- avoid long forks  
- terminate data & clk if possible

U\_Host-Interface  
Host-Interface.SchDoc

EN\_Shepherd

U\_PowerSupplies  
PowerSupplies.SchDoc

EN\_Power


U\_Recorder  
Recorder.SchDoc

EN\_REC  
SPI

RecEmu\_SPI

U\_VEmulator  
VEmulator.SchDoc

EN\_EMU  
SPI



U\_Targets  
Targets.SchDoc

Target\_CTRL

CTRL

Target\_UART

UART

Target\_SWD

SWD

Target\_GPIO\_A

GPIO\_A

Target\_GPIO\_B

GPIO\_B

U\_Misc  
Misc.SchDoc

Watchdog\_CTRL

Watchdog\_CTRL

CalStore\_I2C


CalStore\_I2C

PRU-Debug

LED-Feedback

LED-Button

LED-Button



Ref: Fig 63 in BBONEBLK\_SRM

#### PCB Manufacturing Constraints

- Size 54.1 x 75.2 mm, 4 Layer
- 0.25 mm Track Width
- 0.15 mm Copper Clearance
- 0.38 mm Edge Clearance
- 0.35 mm Toolsize / non plated Hole
- 0.25 mm Plated Hole (End-)Size
- 0.125 mm Annular Ring
- 2.54 mm milling radius
- Solder Paste Pads are optimized for a 90 - 110 um Stencil


#### Assembly (v2r1)

- 2 Variations, recorder / emulator are self-contained and optional
- with Rec & Emu -> 276 parts, 42 unique
- with Emu -> 219 parts, 39 unique
- Mech-15 contains Pick and Place Info
- cross (+) marks origin of part,
- chamfered edge and circle mark pad 1 of ICs
- "C" marks cathode of diodes
- Mech-2 contains Top Part Designators
- smallest part 0402
- smallest pitch 0.5 mm, QFN
- only top layer populated

#### Manual Assembly

- Mech-13 contains info about non-reflow parts ( 8 items)

#### Misc



#### BOM-Additions

P1  
BeagleBoneGreen

HDR P6  
SOCKET P\_HDR\_2x11\_2.54mm\_LongPinSocket

HDR P7  
SOCKET P\_HDR\_2x11\_2.54mm\_LongPinSocket

HDR P10  
SOCKET P\_HDR\_2x12\_2.54mm\_Header

HDR P11  
SOCKET P\_HDR\_2x12\_2.54mm\_Header

#### External-BOM


USB-Stick 256 GB  
Ethernet Cables  
POE-Adapter  
uSD-Card (for flashing)

Calibration Resistors  
1k-0603-0.05% 667-ERA-3ARW102V  
100R-0603-0.05% 754-RG1608N-101-W-T1

Pinheader Connection BBone Variants  
2x23 Header -> 77313-802-46LF 1.3 €  
2x23 LongPinSocket  
Samtec SSQ-123-23-G-D or 03-G-D 6 €  
Major League SSHQ-123-D-10-G-LF 3 €  
2x11 LongPinSocket & 2x12 Header  
Samtec SSQ-111-03-G-D 3 €  
Amphenol 10129381-924003BLF 0.4 €  
-> third variant is the default one

Title Shepherd - Overview NES Lab / TU Dresden		
Size A4	Number	Revision
Date: 2.12.2021	Sheet of shepherd_v2.PrjPcb	
File: C:\Users\...\overview.SchDoc	Drawn By: Ingmar	


## BoostConverter



Output-Ripple-Calculation:  
 $I_{out} = 0.15$ ;  
 $V_{out} = 6.0$ ;  
 $V_{fw} = 0.37$ ;  
 $V_{in} = 5.0$ ;  
 $f_{sw} = 1.2e6$ ;  
 $C_{out} = 111e-6$ ;  
 $dV_{out} = I_{out} * (V_{out} + V_{fw} - V_{in}) / (f_{sw} * (V_{out} + V_{fw}) * C_{out})$ ;  
 $dV_{out} <= 240 \mu V$

Inductor-Calculation  
 $L = V_{in} * (V_{out} + V_{fw} - V_{in}) / (f_{sw} * (V_{out} + V_{fw}) * 0.3 * I_{out})$ ;  
 $L = 20 \mu H$

## UltraLowNoise LDO




Consumption:  
 - Disabled < 2 mA  
 - Enabled 66 mA @ 5 V  
 - BB 390 mA during boot, 170 to 240 mA later


Main Voltages:  
 A5V -> 5.000 V  
 6V -> 6.77 V  
 10V -> 9.73 V  
 -6V -> -6 V

Should be Spot On  
 [6.63; 6.90] V with 1% Res  
 [9.56; 9.90] V with 1% Res  
 [5.94; 6.06] V with 1% Res

## Main Power Switch




## External Power In with OVP



internal MOSFET-Diode needs support

$R1 = (V_p - 1.23V) / 25uA$   
 $R1 = 350.8 k\Omega (10V)$   
 $340k\Omega \rightarrow 9.73V @ 1\%$   
 $R2 = V_n / 25uA$   
 $R2 = 240 k\Omega (-6V)$   
 Regulator drives at least 50mA on both Outputs

## Boost & Inverter



Title: Shepherd - Power Supplies NES Lab / TU Dresden		
Size: A4	Number:	Revision:
Date: 2.12.2021	Sheet of: shepherd_v2.PjPcb	
File: C:\Users\...\PowerSupplies.SchDoc	Drawn By: Ingmar	

## precision DAC

## Emulate V\_Cap of Converter

## Current Sensing

## Gain & precision ADC

# Signal-Propagation-Delay  
DAC8562 7-10 us Settling, 0.75 V/us Slew  
OPAx388 2 us Settling (0.01%), 5.0 V/us Slew rate  
INA190 0.8 us Settling (0.001%), 35 V/us Slew rate  
ADS8691 665 ns conversion, 335 ns acquisition

# Noise-Estimate  
ADS8691:  
- unipolar mode 0...5.12V @ 18bit, LSB = 19.53 uV  
- integral nonlin +/- 2LSB  
- 90 dB SNR  
AD8421:  
- Inp. Voltage Noise 3.2 nV/sqrtHz  
- Outp. Voltage Noise 60 nV / sqrtHz  
OPAx388 / OPA2388:  
- Noise 7nV/sqrtHz, 100fA/sqrtHz  
- no 1/f-Noise: 140 nVpp  
DAC8562:  
- noise density 90 nV / sqrtHz  
- output noise 2.6 uVpp  
- crosstalk 5 / 15uV (Ext / Int Reference)  
- 16 bit, LSB = 76 uV


InAmpNoise Peak2Peak Voltage with 16kHz BW and variable Input-Resistor  
-> see maxima-sheet "OpAmpNoiseCalculation.wmx"

ImpRes	AD8421	AD8429
0.1 kOhm	2.9 uV	1.76 uV
1 kOhm	5.05 uV	4.72 uV
10 kOhm	14.0 uV	21.1 uV
100 kOhm	48 uV	167 uV

# Signal Ranges  
DAC8562 -> 0...AVDD (max) ->  
default Gain=1 for VRefExt or 2 for VRefInt (modd

## Harvest V-Matching

## OVP



Title Shepherd - Recorder NES Lab / TU Dresden		
Size A3	Number	Revision
Date: 2.12.2021	Sheet of shepherd_v2.Pcb	
File: C:\Users\Kai\Recorder.SchDoc	Drawn By: Kai	



## Level Translators

## Signal Switches

















## Power Switches

## Target Ports

SEL TarA TarB  
0 VA VB  
1 VB VA  
only VB has current-tracking  
-> so SEL=1 enables tracking of Target A



## Current Limit & PU




Programming-HINTS:  
- Equalize DACs before switching  
- unused GPIO should be switched to Input (target and bbone)  
- level translators can be switched to other target for low leakage

Leakage Analysis (max per Pin):  
NLAS4684 1-2 nA  
NXS0101 1 uA  
LSF010x 1-5 uA

Possible BiDir Level Translation:  
TXB-> needs relatively high driving current  
TXS-> has internal PU, but relies on VRef-Relation  
LSF-> only conducts on lowside, needs external PU  
ICs from TI seem to always need special VRef-Relation  
Nexperia ICs are new and on order (but offer better specs)

Max Current:  
TargetSwitches 300mA  
3V3 (unmonitored) 250mA  
V\_Target-> OPA#388 VoltageBuffers source 30-60mA, current measurement up to 50mA


Programming Target:  
SWD -> nRF52, STM32L4  
SBW -> MSP430, MSP432, CC430  
SBW-TDIO, -TCK (nRST/NMI)



Title		
Shepherd -Target Interface		
NES Lab / TU Dresden		
Size	Number	Revision
A3		
Date:	2.12.2021	Sheet of shepherd v2.PriPcb
File:	C:\Users\...\Targets.SchDoc	Drawn By: Ingmar

## precision DAC

## Voltage-Buffer & Current Sensing




for Performance-Analysis see Recorder-Schematic  
# Signal-Propagation-Delay  
# Noise-Estimate  
# Signal Ranges

OPamp Gain is 100:1  
paired with 1 Ohm Shunt  
max Current <50 mA --> 5 V Signal

Replaceable by Version with 500 kS & 100 kS

Title		Shepherd - Emulator NES Lab / TU Dresden	
Size	A3	Number	Revision
Date:	2.12.2021	Sheet of	shepherd_v2.PrjPcb
File:	C:\Users\...\\VEmulator.SchDoc	Drawn By:	Ingmar









TUD NES  
Shepherd  
v2.0r2

QA-TEST  
Pwr Regs  
EEPr om  
WatchDog  
LEDs  
I02Tgt  
Emulator  
Recorder

VSense  
VHar v

GND  
UCap

4J8J

5V

5VE

3V3

GND

GND

5VE