
TSR REGISTERS 3 Aralık 2024 Salı 16:22


1 - AVR STATUS REGISTER: SREG





7 0: All interrupts are disabled. 7 1: Enables interrupts whose respective flag bits are set.

2 - EXTERNAL INTERRUPT MASK REGISTER: EIMSK



Bi+1& Bi+2 : INTI & INTO 0: Disables external interrupts. 1: Fnables " " . (requires I bit in SREG to be set.)

3 - EXTERNAL INTERRUPT CONTROL REGISTER A: EICRA

	7	6	5	4	3	2	1	D	
					(SC11	15C10	15001	ISCOO	EICRA
•	R	R	R	R	RIW	RIW	RIW	R/W	
	0	0	0	0	0	0	0	0	

15011	ISC 10	Description						
0	0	The low level of INT 1 generates an interrupt request.						
0		Any logical change on INT1 generates an interrupt request.						
1		The folling edge of JNT1 " " "						
1	1	" rising " " INT 1 " " " "						


ISC01	ISC 00	Description					
O	0	The low level of INTO generates an interrupt request,					
0		Any logical change on INTO generates an interrupt request.					
1		The falling edge of INTO " " " "					
1	1	" rising " " INTO " " " "					

4- PIN CHANGE INTERRUPT CONTROL REGISTER: PCICR

7	6	5	4	3	2	1	D	
					PCIE2	PCIE 1	PCIEO	PCICR
R	R	R	R	R	NW	RIW	RIW	
0	0	0	0	0	0	0	0	


* Enables specific banks for pin change interrupts:

Bank#	Pins	PCIEN		
Banko	PBO-PB7	PCIEO		
Bankl	PCO-PC7	PCIE1		
Bank2	F09-009	PCIE2		



5 - PIN CHANGE MASK REGISTERS: PCMSKA

5-PIN CHANGE MASK REGISTERS: PCMSKN



[24 Pins: PCINTA (Pin Change Interrupts)

0: Disabled, changes on the pin will not trigger an interrupt,
1: Enabled, any change in the pin state (High to Low/Low 2H)
will trigger an interrupt.

