

3 Aralık 2024 Salı 16:22

[illegible]

- 0: All interrupts are disabled.
- 1: Enables interrupts whose respective flag bits are set.

7	6	5	4	3	2	1	0	
						INT1	INT0	EIMSK
R	R	R	R	R	R	R/W	R/W	
0	0	0	0	0	0	0	0	

- 0: Disables external interrupts.
- 1: Enables " " (requires I bit in SREG to be set.)

[illegible]

ISC11	ISC10	Description
0	0	The low level of INT1 generates an interrupt request.
0	1	Any logical change on INT1 generates an interrupt request.
1	0	The falling edge of INT1 " " " "
1	1	" rising " " INT1 " " " "

ISC01	ISC00	Description
0	0	The low level of INTO generates an interrupt request.
0	1	Any logical change on INTO generates an interrupt request.
1	0	The falling edge of INTO " " " "
1	1	" rising " " INTO " " " "

4- PIN CHANGE INTERRUPT CONTROL REGISTER: PCICR

7	6	5	4	3	2	1	0	
					PCIE2	PCIE1	PCIE0	PCICR
R	R	R	R	R	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	

★ Enables specific banks for pin change interrupts:


Bank #	Pins	PCIEn
Bank 0	PB0 - PB7	PCIE0
Bank 1	PC0 - PC7	PCIE1
Bank 2	PD0 - PD7	PCIE2

★ Pin 2, 1 & 0: PCIE 2, 1 & 0 (Pin change Interrupt Enable)

→ 0: Disable specific bank.
 → 1: Enable " " " "

5- PIN CHANGE MASK REGISTERS: PCMSKn

5-PIN CHANGE MASK REGISTERS: PCMSKn



All pins are named PCINT - just their number is different -

* 24 Pins: PCINTn (Pin Change Interrupts)

- 0: Disabled, changes on the pin will not trigger an interrupt.
- 1: Enabled, any change in the pin state (High to Low / Low to High) will trigger an interrupt.

