10 Kasım 2024 Pazar 02:13

1 - SPI CONTROL REGISTER: SPCR

ar and the same			4			•		
SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPRO	SPCR
			RIW		100	6200		
0	0	0	0	0	0	0	0	

Bit7: SPIE (SPI Interrupt Enable)

1: enable interrupts
0: disable interrupts

Bi+6: SPE (SPI Enable)

1: enable SPI

0: disable SPI

Bit 5: DORD (Data Order)

1: transmit LSB first (start from right) R

0: transmit MSB first (start from left) L

Bit 4: MSTR (Master / Slave Select)

7 1: Master mode

3 0: Slave mode

Bit 3: CPOL (Clock Polarity)

1: 5CK (CLK) is high when the bus is idle

10: 5CK (CLK) " low " " " " "

CPOL	Leading Edge	Trailing Edge		
0	Rising	Falling		
1	Falling	Rising		

Bit 2: CPHA (Clock Phase) 1: Sample is taken from Trailing Edge 0: " " Leading Edge

CPHA	Leading Edge	Trailing Edge		
0	Sample	Setup		
1	Setup	Sample		

Bi+1,0: SPR1, SPRO (SPI Clock Rate Select)

These bits along w/SPI2X bit in the SPSR register are used to choose the oscillator frequency divider. fosc = internal clock/freq. of the crystal

SPI2X	SPR1	SPRO	SCK Frequency
0	0	0	fosc 4
0	0	1	<u>fosc</u> 16
0	1	0	<u>fosc</u> 64
0	1	1	Fosc 128
1	0	0	fosc 2
1	0	1	fosc 8
1	1	0	Fosc 32
1	1	1	fosc 64

2- SPI STATUS REGISTER: SPSR

7		5					D	
SPIF		_	_	_	_	_	SP12X	SPSR
R	R	R	R	R	R	R	RIW	
0	0	0	0	0	0	0	0	

3- SPI DATA REGISTER: SPDR

