ADC REGISTERS

1- ADC MUX SELECTION REG: ADMUX

7	6	5	4	3	2	1	D	
REFS 1	REFSO	ADLAR	_	MUX3	MUX2	MUXI	CXVM	ADMUX
RIW	RIW	RIW	12	RIW	RIW	RIW	R/W	
0	0	0	0	0	0	0	0	

Bit 786: REFS 180 (Reference Voltage Selection Bits)

REFSI	REFSO	
0	0	AREF, internal VREF turned off.
0	1	AVec with external capacitor at AREF pin
1	0	Reserved
1	1	Internal 1.11 Vref w/ external copacitor at AREF,


★ Bit 3-0: MUX 3-0 (Analog Channel Selection)

CEXUM	Sinda Folod To t
P(0×3:	Single Inded Input
၀တ၁	ADCO
0001	ADC 1
0010	ADC 2
0011	ADC3
0100	ADC4
0101	ADC 5
0110	ADC 6

2- ADC DATA REGISTER: ADLAR LADCH & ADCL)




After Analog to digital conversion is complete, result 10 bit sits in registers ADCH AND ADCL.



ADC DATA REGISTER (ADLAR: ADCH & ADCL)

3- ADC CONTROL & STATUS REGISTER A: ADCSRA



* Bit 2:0: ADPS2-0 (ADC Prescaler Selection Bits)

ADPS2	ADPSI	ADPSO	Division Factor
0	0	0	2
D	0		2
0	1	9	4
D	Λ	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

ADC operates reliability by 50KH2 to 200KH2 clk freq.

CPU clock	Prescale	ADC frequency	ADCSRA bits set
1 MHz	4	250 kHz	ADPS1
	8	125 kHz	ADPS1 and ADPS0
	16	62.5 kHz	ADPS2
	32	31.25 kHz	ADPS2 and ADPS0
8 MHz	16	250 kHz	ADPS2
	32	125 kHz	ADPS2 and ADPS0
	64	62.5 kHz	ADPS2 and ADPS1
	128	31.25 kHz	ADPS2 and ADPS1 and ADPS0
12 MHz	64	187.5 kHz	ADPS2 and ADPS1
	128	93.75 kHz	ADPS2 and ADPS1 and ADPS0
16 MHz	64	250 kHz	ADPS2 and ADPS1
	128	125 kHz	ADPS2 and ADPS1 and ADPS0

Bit	7	6	5	4	3	2	1	0	
(0x7A)	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADCSRA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial ∀alue	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	
(0x7B)	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	ADCSRB
Read/Write	R	R/W	R	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

ADTS2	ADTS1	ADTS0	Trigger Source
0	0	0	Free running mode
0	0	1	Analog comparator
0	1	0	External interrupt request 0
0	1	1	Timer/Counter0 compare match A
1	0	0	Timer/Counter0 overflow
1	0	1	Timer/Counter1 compare match B
1	1	0	Timer/Counter1 overflow
1	1	1	Timer/Counter1 capture event