1-TIMER/COUNTER REGISTER: TONTA > Stopwatch

* The current count can be read any time * Can be written a value any time.

7	6	5	4	3	2	1	D	
		_	TCNT	`^[7:0)			TCNTO
RIW	RIW	RIW	R/W	RIW	R/W	RIW	RIW	€0,1,23€
0	0	0	0	0	0	0	0	

*	Starts	from	, 0	Wh	nen	initiali	269		
×	Increme	uts	until	+	over	flows	(255	for	8-61+)


2- TIMER/COUNTER CONTROL REGISTER: TCCRn

7	6	5	4	3	2	1	D	
	WGM00			WGM01	CS02	CS01	CS00	TCCRNZ
								80, 1A, 1B, 23

*	BH 683:	WGM00	& WGM O	1 (Waveform	Generation	Male)

WGM00	WGMOI	TimerO mode selector bits
0	0	Normal
0	1	CTC (Clear times on Compare Match)
1	0	PWM, phase correct >
1	1	Fast PWM *

^{*} PWM: Pulse with modulation (Lect. 10)




CS02	CS01	CSD0	Clock Source (Prescaler)
0	0	0	No clock source (Timer/Counter stopped)
0	0	1	clk (No prescaling)
0	1	0	clk/8
0	1	1	c1k/64
1	O	٥	clk/256
1	0	1	c1K/1024
1	1	0	External clk source on TO pin, Falling Edge.
1	1	1	1, 11 11 11 11 Rising Edge

3- OUTPUT COMPARE REGISTER: OCRA -> Alarm clock


* Store compare value in this register

When the compare value is reached a compare event triggers the waveform generator



When the timer (TCNTn) equals the value in OCRn, an output compare event is triggered.

4- TIMER/COUNTER INTERRUPT FLAG REGISTER: TIFR




Bit 5: ICF1 (Input capture Flag for Timer 1)

Indicates an input capture event occurred.

Note: ATmega series of AVR chips have three timers.


2 with 8-bit (256 step) 1 with 16-bit (65356 step)

Times 0



Timer 1

TCCRIB



Times 2

TCCR2

