

USART REGISTERS

10 Kasım 2024 Pazar 01:15

1-USART BAUD RATE REGISTER: UBRRn (UBRR0L & UBRR0H)

	15	14	13	12	11	10	9	8	
	-	-	-	-	UBRRn[11:8]				UBRRnH
	UBRRn[7:0]								UBRRnL
	7	6	5	4	3	2	1	0	
Read/	R	R	R	R	R/W	R/W	R/W	R/W	
Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial	0	0	0	0	0	0	0	0	
Value	0	0	0	0	0	0	0	0	

* UBRRn[15:12] → reserved for future usage

* UBRRn[11:0] → 12-bit register holding the BAUD rate.

2-USART CONTROL & STATUS REGISTER A: UCSRA

7	6	5	4	3	2	1	0	
RXCn		UDREN				U2Xn		UCSRnA
R	R/W	R	R	R	R	R/W	R/W	
0	0	1	0	0	0	0	0	

* Bit 1: U2X0 (double the USART transmission speed)

→ 1: double speed mode
→ 0: normal mode


* Bit 5: UDRE (USART Data Register Empty)

→ 1: UDRO is empty (new data can be loaded in UDRO for transmission)
→ 0: UDRO is used (data transmission in progress, do not load new data into UDRO)

* Bit 7: RXC0 (Receive Complete)

→ 1: new data has been received in UDR; ready to be used.
→ 0: data reception is in progress.

3- USART DATA REGISTER 0 : UDRO




- * Writing UDRO loads data in TXB
- * Reading UDRO returns data from RXB

4- USART CONTROL & STATUS REGISTER 0 B: UCSROB



- * **Bit 3: TXEN** (Transmitter Enable n)
 - 1: USART Transmitter is enable (over-writes normal op. of PD1 for T D)
 - 0: " " " disabled
- * **Bit 4: RXEN** (Receiver Enable n)
 - 1: USART receiver is enable (over-writes normal port op. of PD0 for RxD pin)
 - 0: " " " disabled

5- USART CONTROL & STATUS REGISTER 0 C: UCSROC



- * USART Character Size
- * Bit 2 & 1 of UCSROC (UCSZn1:0) & Bit 2 of UCSROB (UCSZn2) define # of data bits in a frame

define # of data bits in a frame

UCSzn2	UCSzn1	UCSzn0	Character Size
0	0	0	5 bit
0	0	1	6 "
0	1	0	7 "
0	1	1	8 "
1	0	0	Reserved
1	0	1	"
1	1	0	"
1	1	1	9 bit