

# Multicore Application Development with Zephyr RTOS

Alexey Brodkin, Engineering manager, Synopsys Linux Piter 2019, October 5, 2019

### Alexey Brodkin

### Engineering manager at Synopsys

- Maintainer of U-Boot bootloader port for ARC
- Contributor to:
  - Linux kernel
  - Buildroot, OpenEmbedded/Yocto, OpenWrt
  - QEMU, uClibc etc
- Started contributions to Zephyr RTOS this year



# Agenda

- Use-cases for multicore embedded processors
- Multicore support models review: AMP vs SMP
- AMP & SMP in Zephyr
- Challenges designing applications for SMP system with Zephyr
- Performance scaling on SMP system

### Why go multicore?

Increase performance & responsiveness, decrease power consumption

#### **Challenges**

- Power consumption increases dramatically with increase of clock rate
- Limited MHz budget
  - Limited clock rate for a given tech process
- Multiple critical or resource-hungry task
- Very specific tasks (DSP, CNN, etc.)

#### **Solution**

- Use multiple CPUs or CPU cores
  - Scale MHz budget
  - Schedule critical tasks on dedicated CPU cores
  - Really parallel execution, not pseudo
- Use separate "accelerator" core(s)
  - Offload specific tasks
  - Use very specialized accelerators
    - DSP
    - Crypto-processor
    - Vector-processor
    - Application-specific instruction-set processor (ASIP)

# Examples of multiprocessor/multicore solutions

Increase performance & responsiveness, decrease power consumption

- 5G/LTE modems
  - Timing-critical non-interruptible handlers executed on dedicated CPU cores
  - Significant complexity of computations
  - High amount of data to process
- Audio DSPs
  - High-rate data I/O, specialized HW for efficient implementation of DSP algorithms
    - Cyclic buffers
    - Multiply-and-accumulate units
- Vision processors
  - Specific operations
    - Vector instructions
    - CNN
- Human-interface devices
  - Complex user-interface
  - High responsiveness








# Modern heterogeneous SoC


Combination of multiple different processors



### Multicore support models: AMP


### Asymmetric multiprocessing

- Completely custom system design
  - Each core might be unique
  - Multiple SW/API standards
- Wide variety of hardware IPCs
  - Shared memory
  - Proprietary mailboxes
  - Cross-core interrupts
  - HW semaphores etc
- Manual SW partitioning
- Non-scalable
  - There's no simple way to add yet another core



### Multicore support models: SMP

### Symmetric multiprocessing



- Strong requirements for system design
- CPU cores are equal from SW stand-point\*
- Standard HW IPCs, typically
  - Shared memory
  - Coherent caches\*\*
  - Cross-core interrupts
- Complex run-time scheduling
  - Load-balancing
  - Task pinning
- Scalable
  - Just add another core in cluster

<sup>\*</sup> Except early start when there's a dedicated master and slaves are all the rest

<sup>\*\*</sup> If CPUs have caches

# Why use operating system

Significantly simplifies SW development

#### **Abstractions of hardware**

- Processor abstraction
  - Processes
  - Threads
- Peripherals abstraction
  - Complex subsystems
  - Device drivers




#### Implementation of complex services

- Crypto
- File systems
- Communication
  - Ethernet
  - USB
  - CAN

### AMP in Zephyr

#### Available from the very first commit

- Arduino/Genuino 101\*
  - Intel Quark SE SoC
    - Intel x86 core
    - ARC EM4 core
  - Very limited IPCs
    - Shared memory: 80KiB @ 0xA8000000
    - ARC EM start/stop signals via Quark's SS\_CFG regs
- NXP LPCXPRESSO54114
  - Arm Cortex M4F & dual Arm Cortex-M0
- ST STM32H747I Discovery
  - Arm Cortex-M7 & Arm Cortex-M4
- PSoC6 WiFi-BT Pioneer Kit
  - Arm Cortex-M4 & Arm Cortex-M0





- \* Arduino 101 support got dropped from Zephyr in v2.0.0
- \*\* Nano- & microkernels replaced by unified kernel in v1.14

### Simplest AMP example

#### Arduino/Genuino 101

#### **Intel Quark SE**

```
/* Start of the shared 80K RAM */
#define SHARED ADDR START 0xA8000000
#define ARC READY (1 << 0)</pre>
#define shared data ((volatile struct shared mem *) SHARED ADDR START)
struct shared mem {
            u32 t flags;
};
int z arc init(struct device *arg)
            /* Start the CPU */
            SCSS_REG_VAL(SCSS_SS_CFG) |= ARC_RUN_REQ_A;
            /* Block until the ARC core actually starts up */
            while ((SCSS REG VAL(SCSS SS STS) & 0x4000) != 0U) {}
            /* Block until ARC's quark_se_init() sets a flag
             * indicating it is ready, if we get stuck here ARC has
             * run but has exploded very early */
            while ((shared data->flags & ARC READY) == 0U) {}
```

#### ARC EM4


```
static inline void quark se ss ready(void)
            shared data->flags |= ARC READY;
static int quark se arc init(struct device *arg)
           ARG UNUSED(arg);
           quark se ss ready();
            return 0;
SYS INIT(quark se arc init, POST KERNEL,
CONFIG KERNEL INIT PRIORITY DEFAULT);
```

### OpenAMP in Zephyr

RPMsg-Lite – for devices with limited resources

- Communicate with other platforms
  - Linux
  - RTOS (Zephyr, FreeRTOS, QNX)
  - Bare-metal
- Virtio transport abstraction layer
- Requires porting to each platform
  - Not per-architecture, but per-SoC!
  - Currently supported
    - NXP LPC54114
    - IMX6SX
- ELCE 2018 presentation by Diego Sueiro "Linux and Zephyr "talking" to each other in the same SoC"


#### Host to co-processor



#### Co-processor to host

Using VRING1

Using VRING0



Optional

### SMP in Zephyr: historical overview

Requires OS-wide support, thus only emerging lately

- February 2018
  - Initial support with ESP32 in v1.11.0
     <a href="https://github.com/zephyrproject-rtos/zephyr/pull/6061">https://github.com/zephyrproject-rtos/zephyr/pull/6061</a>
- February 2019
  - Added x86\_64 in v1.14.0
     <a href="https://github.com/zephyrproject-rtos/zephyr/pull/9522">https://github.com/zephyrproject-rtos/zephyr/pull/9522</a>
  - "...Virtualized SMP platform for testing under QEMU..."
- September 2019
  - ARC supported in v2.0.0
     <a href="https://github.com/zephyrproject-rtos/zephyr/pull/17747">https://github.com/zephyrproject-rtos/zephyr/pull/17747</a>
  - ARC nSIM instruction set simulator & ARC HS Development Kit board

ESP-WROOM-32 development board





<sup>\*</sup> Author: Benoît Canet

Source: http://lists.gnu.org/archive/html/qemu-devel/2012-02/msg02865.html Licensed under CC BY 3.0: https://creativecommons.org/licenses/by/3.0/

<sup>\*</sup> ESP32 only supports shared memory, no cross-core IRQs

### SMP in Zephyr: current status


### Still in its early days

#### Ready

- Use of certain HW capabilities
  - Shared memory with coherent caches\*
  - Cross-core IRQs\*\*
  - Cluster-wise wall-clock
  - HW atomic instructions\*\*\*
- Threads pinning to CPU(s)
  - Via CPU affinity API:

#### **Needs more work**

- More architectures and platforms
- More tests & benchmarks
- Support for more cores in the cluster
  - Now up-to 4 cores
- Fancier scheduler
  - Account for CPU migration costs
- SMP-aware Zephyr debugging with OpenOCD/GDB



<sup>\*</sup> If CPUs have caches

<sup>\*\*</sup> For less latencies of premature thread termination

<sup>\*\*\*</sup> Used via compiler built-ins (CONFIG\_ATOMIC\_OPERATIONS\_BUILTIN) or via hand-written implementation in assembly (ATOMIC\_OPERATIONS\_CUSTOM)

# Changes required to support SMP in Zephyr

Most of changes done in architecture & platform agnostic code

- Extra preparations for slave cores
  - Setup idle threads: init\_idle\_thread()
  - Allocate per-core IRQ stacks: Z\_THREAD\_STACK\_BUFFER(\_interrupt\_stackX)
  - Start the core: z\_arch\_start\_cpu()
- irq\_lock()
  - UP: z\_arch\_irq\_lock()
  - SMP: z\_smp\_global\_lock() = z\_arch\_irq\_lock() + spinlock on global\_lock
- Prepare scheduler for SMP
  - z\_sched\_abort()
- z\_arch\_switch(new\_thread, old\_thread) instead of z\_swap()
  - Lower-level
  - Scheduler unaware
  - No spinlocks inside architecture-specific assembly code




### Hardware requirements for SMP

#### ARC HS primer

- Same ISA & functionally of all cores
- Shared memory
  - External RAM
    - SRAM
    - DDR
  - On-chip memory

Closely/Tightly-Coupled Memories are private (visible by 1 core)

- ARC: ICCM/DCCM
- ARM/RISC-V: ITCM/DTCM
- Flexible IRQ management
  - Inter-Core Interrupt Unit (ICI)
  - Interrupt Distribution Unit (IDU)
- Cluster-wise clock source
  - Global Free-Running Counter (GFRC)



# Challenges designing application for SMP system

#### Software peculiarities

#### Task/thread scheduling

- Scheduler type
  - SCHED\_DEADLINE
  - SHED\_DUMB
  - SCHED\_SCALABLE
  - SCHED\_MULTIQ
- Migration between CPU cores
  - Automatic core selection (by default)
  - Task/thread pinning
     SCHED CPU MASK only for SHED DUMB

#### Shared resources...

- Clock source
- Caches (while managing them)
- Peripherals
  - Serial port
  - SPI, I2C, Ethernet, etc


#### ...add overhead for access serialization

- IRQ masking irq\_lock() → z\_smp\_global\_lock()
- Spin-locks
- Additional SW/HW barriers

# SMP benefits easily available with Zephyr

#### For supported architectures and platforms/boards

- Build SMP application in Zephyr
  - Change Zephyr configuration via Kconfig
    - Enable CONFIG\_SMP by make menuconfig
    - SMP tests will do it for you via tests/kernel/smp/prj.conf
    - Optionally set CONFIG\_ MP\_NUM\_CPUS=x
  - Recompile with make
- Get performance scaling




# Utilization of multiple cores in SMP system is easy


SMP Pi example: <a href="https://github.com/zephyrproject-rtos/zephyr/pull/18849">https://github.com/zephyrproject-rtos/zephyr/pull/18849</a>

```
#define THREADS NUM
#define STACK SIZE
                     XXX
static K THREAD STACK ARRAY DEFINE(tstack, THREADS NUM, STACK SIZE);
static struct k thread tthread[THREADS NUM];
void pi thread(void *arg1, void *arg2, void *arg3)
           ... calculate Pi value ...
void main(void)
           for (i = 0; i < THREADS NUM; i++) {
                      k thread create(&tthread[i], tstack[i], STACK SIZE,
                                        (k thread entry t)pi thread,
                                        NULL, NULL, NULL,
                                        K PRIO COOP(10), 0, K NO WAIT);
```

### Evaluation of SMP benefits for real applications

### Scaling depends on workload





### Conclusion


### Zephyr RTOS allows utilization of powerful multi-core systems

- Depending on use-case and system configuration choose
  - SMP for a capable SoC
  - AMP for any HW
  - Heterogeneous multiprocessing (HMP) as a combination of AMP & SMP
- Align HW & SW design
  - Configure HW according to requirements of SW stack
  - Make sure given HW configuration is supported in SW
- SMP allows for easy scaling
  - Depending on use-case might scale better or worse

### **Participate**

### We need your help

- Get sources on GitHub: <a href="https://github.com/zephyrproject-rtos/zephyr">https://github.com/zephyrproject-rtos/zephyr</a>
- Report bugs report & propose enhancements via GitHub issues https://github.com/zephyrproject-rtos/zephyr/issues
- Contribute fixes & improvements via pull-requests https://github.com/zephyrproject-rtos/zephyr/pulls





# Thank You

