

Introduction to neuromorphic engineering and design approaches

Charlotte Frenkel

Delft University of Technology, Microelectronics Department
c.frenkel@tudelft.nl

ISCAS Tutorial
May 2026

The zoo of neuromorphic hardware

An overview of neuromorphic platforms

Subthreshold analog (mixed-signal)

**Biological-time brain emulation
and basic research**

ROLLS
(UZH/ETHz)

DYNAPs
(UZH/ETHz)

NeuroGrid/Braindrop
(Stanford)

Software

**Low-cost simulation:
neuromorphic (slow),
neural networks (fast)**

CPU / GPU

Dedicated/distributed sim.

**Simulation acceleration
for neuroscience
and neural networks**

FPGA
SpiNNaker 1/2
(Manchester, Dresden)

Above-threshold analog (mixed-signal)

**Neuroscience
simulation acceleration**

BrainScaleS 1/2 (Heidelberg)

Large-scale full-custom digital designs

Cognitive computing

TrueNorth (IBM)

Loihi (Intel)

Why such a diversity?

Small-scale full-custom digital designs

See also:



ODIN (UCLouvain)

ReckOn (UZH/ETHz)



MorphIC

SPOON

µBrain

SENeCA

[Seo, CICC'11]

[Knag, JSSC'15]

[Frenkel, Trans. BioCAS'19]

[Park, ISSCC'19]

[Frenkel, ISCAS'20]

[Stuijt, Front. Neur'21]

[Yousefzadeh, AICAS'22]

Can we ignore neuroscience insight toward intelligent systems?

The case of neuromorphic computing



Can we find a middle ground?

"The brain is the gold standard for efficiency"

"AI is not sustainable"

"Brain-inspired = low-power"





Timely →

"Key technology!"

Speculations

- ▶ **Spiking Neural Networks**
 - ▶ I'm skeptical.....
 - ▶ No spike-based NN
 - ▶ Why build chips for
- ▶ **Exotic technologies**
 - ▶ Resistor/Memristor
 - ▶ Conversion to analog
 - ▶ No possibility of hardware
 - ▶ Spintronics?
 - ▶ Optical implementations



Outline

Let's dive into neuromorphic hardware design principles and key tradeoffs!


- Analog vs. digital
- Fully parallel vs. time-multiplexed
- Information locality
- Bottom-up vs. top-down

LIF neuron:


$$V[t+1] = \underbrace{\beta V[t]}_{\text{Can be made event-driven too!}} + \underbrace{W \cdot X[t]}_{\text{Should be event-driven}} \quad (\text{costly!})$$

Remember the previous update time.

Simulation → Phenomenological modeling




Analog vs. digital



That's why **open source hardware** is mostly digital for now, but new exciting open-source mixed-signal designs are coming!

Fully parallel vs. time-multiplexed architectures

Fully parallel architecture



Throughput


Area

Power



Overhead in static power

Time-multiplexed architecture



Overhead in dynamic power


wooclap_{x4}

Now, can you see why digital PDE solvers are so costly?

Information locality


Illustrated with “local” two-factor spike-based learning rules

Spike-timing-dependent plasticity (STDP)




✓ Local

Spike-dependent synaptic plasticity (SDSP)




✓ Local



Information locality

Illustrated with “local” two-factor spike-based learning rules

Key challenge – Fan-in = 100-10000 synapses/neuron



STDP

[Frenkel, ISCAS, 2017]


SDSP

Information locality

Illustrated with “local” two-factor spike-based learning rules


“Locality is all you need”

Spike-timing-dependent plasticity (STDP)




✓ **Local** in space
✗ **Non-local** in time

Spike-dependent synaptic plasticity (SDSP)



✓ **Local** in space
✓ **Local** in time

Huge savings in silicon



[Clopath and Gerstner, *Front. Syn. Neuro.*, 2010]

[Frenkel, *TBioCAS*, 2019]


Why does locality matter for hardware?

Engineering


Convergence

(Neuro)science


Von-Neumann architecture



Optimized von-Neumann architecture



Bio-inspired architecture



Backprop-based training (**Global**)



Memory!


Spike-time-based training (**Local**)

Ensuring strict locality in space and time breaks records




ODIN (single-core)

[Frenkel, TBioCAS'19a]



MorphIC (quad-core)


[Frenkel, TBioCAS'19b]



- ✓ Record synaptic density (and includes plasticity)
- ✓ Energy efficiency competitive with mixed-signal designs

...but quite painful to exploit!

Let's zoom back a bit...




Don't pick a side, make the best of both through co-design!

Neuromorphic intelligence:

1) Pick the use case – On-device learning!

Remember the focus on plasticity earlier?



Different users, environments, task requirements

More training data before deployment?

Issues: cost, robustness, flexibility

Data exchange with the cloud?


Issues: power budget, privacy

On-chip training
(end-to-end)

2) Select the (ML-informed) starting point


From backpropagation through time to bio-plausible learning

Backprop through time (BPTT, backward)



Obviously, the brain doesn't do that!

Spike-timing-dependent plasticity




- ✓ **Local** in space
- ✗ ~~Local~~ in time
- ✗ Doesn't work beyond MNIST...

2) Select the (ML-informed) starting point

From backpropagation through time to bio-plausible learning


Backprop through time (BPTT, backward)



Obviously, the brain doesn't do that!

Eligibility propagation (e-prop, forward)




[Bellec, Nat. Comms'20]



Key concept: space and time locality (again!)

3) Pick the right feature set... and navigate the interplay of NeuroAI!
Neuron model selection... driven by the application requirements!

3) Pick the right feature set... and navigate the interplay of NeuroAI!




4) Enforce space and time locality

Key steps to minimize memory requirements

$$\frac{dE}{dW_{ij}} \approx \sum_t L_j^t e_{ji}^t$$

Memory overhead scales with #synapses in $O(N^2)$



Local decoupling of space and time:


- **Pre-synaptic term:** activity low-pass filtering
- **Post-synaptic term:** surrogate derivative of the spiking activation function

Scales with
#neurons in $O(N)$
Only 1% memory
overhead!


Stochastic weight updates allow reducing weight resolution to 8 bits

The ReckOn neuromorphic chip – Architecture

Same recipe as for ODIN: time multiplexing, no PDE solver, space and time locality




The ReckOn neuromorphic chip – Microphotograph and summary




Technology	28nm FDSOI CMOS
Core size	0.67 x 0.67 mm ² 0.45mm²
Die size	0.93 x 0.93 mm ²
SRAM	138kB + 0kB ext. DRAM!
Network	Spiking RNN
Training timespan	Max. 32k steps




The ReckOn neuromorphic chip – Key advantage of using spikes



- Event-driven computation
- Sensor-agnostic raw-data processing
- Task-agnostic processing and learning




The ReckOn neuromorphic chip – Benchmarking



Vision

Gesture recognition
(DVS Gestures dataset)




Accuracy: 87.3% (28 μ W @0.5V)



Audition

Keyword spotting
(Spiking Heidelberg Digits dataset)




Accuracy: 90.7% (46 μ W @0.5V)



Navigation

Delayed-supervision
cue accumulation



Accuracy: 96.4% (14 μ W @0.5V)