

Lecture 5 – Adders


11.2

Adapted from David Harris, HMC, Blaauw, Zhang, UM and others

1

Single-Bit Addition

Half Adder




A	B	C_{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

↑ ↑
AND XOR

Full Adder

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$



	A	B	C	C_{out}	S
K	0	0	0	0	0
	0	0	1	0	1
P	0	1	0	0	1
	0	1	1	1	0
	1	0	0	0	1
G	1	0	1	1	0
	1	1	0	1	0
	1	1	1	1	1

2

PGK

- For a full adder, define what happens to carries (in terms of A and B)
 - Generate: $C_{out} = 1$ independent of C_{in}
 - $G = A \cdot B$
 - Propagate: $C_{out} = C_{in}$
 - $P = A \oplus B$
 - Kill: $C_{out} = 0$ independent of C_{in}
 - $K = \sim A \cdot \sim B$

3

Express Sum and Carry as a function of P, G, K

Generate (G) = AB

Propagate (P) = $A \oplus B$

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$


Note that we will be sometimes using an alternate definition for

Propagate (P) = $A + B$

Which is preferred ? $A + B$ OR $A \oplus B$


4

Basic Static CMOS Full Adder




5

First Optimization: Inversion Property



6

Second Optimization: The Mirror Adder




7

The Mirror Adder

- NMOS and PMOS chains are **completely symmetric**.
Max of two series transistors in carry-generation circuitry.
- When laying out cell, most critical issue is minimizing capacitance at node C_o . Reduction of diffusion capacitances is particularly important.
- Capacitance at node C_o is composed of 4 diffusion capacitances, 2 internal gate capacitances, and 6 gate capacitances in connecting adder cell
- Transistors connected to C_i are placed closest to output
- Only transistors in carry stage have to be optimized for optimal speed. All transistors in sum stage can be min size.

8

The Ripple-Carry Adder



Worst case delay linear with the number of bits

$$t_p = O(N)$$

$$t_{\text{adder}} = (N-1)t_{\text{carry}} + t_{\text{sum}}$$

Goal: Make the fastest possible carry path circuit

9


Carry-Ripple using P and G

$$G_{i:0} = G_i + P_i \cdot G_{i-1:0}$$

$$G_{0:0} = C_{in}$$

$$P_{0:0} = 0$$


$$C_{out,i} = G_{i:0}$$




$$t_{\text{adder}} = t_{\text{setup}} + N-1 t_{\text{carry}} + \max(t_{\text{carry}}, t_{\text{sum}})$$

10


Carry-Bypass Adder



Carry-Bypass Adder (cont.)




Carry Ripple versus Carry Bypass




13

Carry-Select Adder




14

Carry Select Adder: Critical Path




15

Linear Carry Select



16


Square Root Carry Select



$$t_{\text{adder}} = t_{\text{setup}} + Mt_{\text{carry}} + \sqrt{2N}t_{\text{mux}} + t_{\text{sum}}$$

17

Adder Delays - Comparison



18


Carry-Ripple Revisited

$$C_{i:0} = G_i + P_i \cdot C_{i-1:0}$$

$$G_{0:0} = C_{in}$$


$$P_{0:0} = 0$$

$$C_{out,i} = G_{i:0}$$




19

PG Diagram Notation




20

Carry-Ripple PG Diagram



21


Brent-Kung



22

Sklansky


$\log_2(n)$



- Uneven sizing (10:8) + (7:0)
- Large fanout

23

Kogge-Stone




24

Tree Classification

- Logic levels
 - Fanout
 - Wiring
- } Power/Area
- Kogge-Stone: low logic levels, low fanout, high wiring
 - Brent-Kung: low fanout, low wiring, high logic levels
 - Sklansky: low logic levels, low wiring, high fanout

25


Han-Carlson



26

Knowles


KS + Skl



27


Ladner-Fischer

BK + Skl



28


Higher Radix



29

Radix-3 Kogge-Stone


- Fewer logic levels
- Each stage has more delay



30


Sparse Tree Adders

- Combine PG tree and carry-select
 - Make a sparse PG Tree to only compute carries into short groups ($s = 2, 4, 8, \text{ or } 16$ bits)
 - Use pairs of s -bit adders to precompute the sums
 - Use mux to select the correct sum based on carries from the PG tree



Sparse Tree Adders

- Small number of logic levels, lower gate count and power consumption
- Widely used in high-performance 32-64-bit high radix adders



- Sparse
- High radix
- Carry save adder ₃₂