









REF20-Q1


REF20xx-Q1 Low-Drift, Low-Power, Dual-Output, V_{REF} and V_{REF} / 2 Voltage References

1 Features

- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: -40°C to +125°C ambient operating temperature
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C7B
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Two Outputs, V_{RFF} and V_{RFF} / 2, for convenient use in single-supply systems
- Excellent temperature drift performance:
 - 8 ppm/°C (maximum) from –40°C to 125°C
- High initial accuracy: ±0.05% (maximum)
- V_{REF} and V_{BIAS} tracking overtemperature:
 - 7 ppm/°C (maximum) from –40°C to 125°C
- Microsize package: SOT23-5
- Low dropout voltage: 10 mV
- High output current: ±20 mA
- Low quiescent current: 360 µA
- Line regulation: 3 ppm/V
- Load regulation: 8 ppm/mA

2 Applications

- Telematics control
- **Battery management systems**
- Inverter and motor control
- Automotive gateway
- Power distribution box
- Power steering
- On board chargers



Application Example

3 Description

Applications with only a positive supply voltage often require additional stable voltage in the middle of the analog-to-digital converter (ADC) input range to bias input bipolar signals. The REF20xx-Q1 provides a reference voltage (V_{REF}) for the ADC and a second highly-accurate voltage (VBIAS) that can be used to bias the input bipolar signals.


The REF20xx-Q1 offers excellent temperature drift (8 ppm/°C, maximum) and initial accuracy (0.05%) on both the V_{REF} and V_{BIAS} outputs while operating at a quiescent current less than 430 µA. In addition, the V_{RFF} and V_{BIAS} outputs track each other with a precision of 7 ppm/°C (maximum) across the temperature range of -40°C to 125°C. All these features increase the precision of the signal chain and decrease board space, while reducing the cost of the system as compared to a discrete solution. Extremely low dropout voltage of only 10 mV allows operation from very low input voltages, which can be very useful in battery-operated systems.

Both the V_{REF} and V_{BIAS} voltages have the same excellent specifications and can sink and source current equally well. Very good long-term stability and low noise levels make these devices ideally-suited for high-precision applications.

Device Information

		<u> </u>
PART NAME	PACKAGE (1)	BODY SIZE (NOM)
REF20xx-Q1	SOT-23 (5)	2.90 mm × 1.60 mm

For all available packages, see the orderable addendum at the end of the datasheet.



V_{REF} and V_{BIAS} vs Temperature



Table of Contents

1 Features	1	9.2 Functional Block Diagram	.18
2 Applications	1	9.3 Feature Description	.18
3 Description		9.4 Device Functional Modes	19
4 Revision History	2	10 Applications and Implementation	. 20
5 Device Comparison Table	3	10.1 Application Information	. 20
6 Pin Configuration and Functions	4	10.2 Typical Application	. 20
7 Specifications	<mark>5</mark>	11 Power-Supply Recommendations	.26
7.1 Absolute Maximum Ratings	<mark>5</mark>	12 Layout	.27
7.2 ESD Ratings	<mark>5</mark>	12.1 Layout Guidelines	. 27
7.3 Recommended Operating Conditions	<mark>5</mark>	12.2 Layout Example	. 27
7.4 Thermal Information	<mark>5</mark>	13 Device and Documentation Support	28
7.5 Electrical Characteristics	<mark>6</mark>	13.1 Documentation Support	. 28
7.6 Typical Characteristics	7	13.2 Receiving Notification of Documentation Updates.	.28
8 Parameter Measurement Information	14	13.3 Support Resources	. 28
8.1 Solder Heat Shift	14	13.4 Trademarks	.28
8.2 Long-Term Stability	15	13.5 Electrostatic Discharge Caution	.28
8.3 Thermal Hysteresis	16	13.6 Glossary	.28
8.4 Noise Performance		14 Mechanical, Packaging, and Orderable	
9 Detailed Description	18	Information	. 28
9.1 Overview			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2021	*	Initial Release



5 Device Comparison Table

PRODUCT	V _{REF}	V _{BIAS}
REF2025-Q1	2.5 V	1.25 V
REF2030-Q1	3.0 V	1.5 V
REF2033-Q1	3.3 V	1.65 V
REF2041-Q1	4.096 V	2.048 V



6 Pin Configuration and Functions




Figure 6-1. DDC Package SOT23-5 (Top View)

Table 6-1. Pin Functions

	14440 0 11 11 1 41104010			
PIN		I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	V _{BIAS}	Output	Bias voltage output (V _{REF} / 2)	
2	GND	_	Ground	
3	EN	Input	Enable (EN ≥ V _{IN} – 0.7 V, device enabled)	
4	V _{IN}	Input	Input supply voltage	
5	V_{REF}	Output	Reference voltage output (V _{REF})	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

, 5	,	MIN	MAX	UNIT	
Input voltage	V _{IN}	-0.3	6	V	
	EN	-0.3	V _{IN} + 0.3	V	
	Operating	– 55	150		
Temperature	Junction, T _j		150	°C	
	Storage, T _{stg}	-65	170		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	V
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	, v	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Supply input voltage range ($I_L = 0 \text{ mA}$, $T_A = 25^{\circ}\text{C}$)	V _{REF} + 0.02 ⁽¹⁾		5.5	V

(1) See Figure 7-27 in Section 7.6 for minimum input voltage at different load currents and temperature

7.4 Thermal Information

		REF20xx-Q1	
	THERMAL METRIC (1)	DDC (SOT23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	40.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.




7.5 Electrical Characteristics

At $T_A = 25$ °C, $I_L = 0$ mA, and $V_{IN} = 5$ V, unless otherwise noted. Both V_{REF} and V_{BIAS} have the same specifications.


		PARAMET	ER	TEST CONDITION	S	MIN	TYP	MAX	UNIT	
Output voltage temperature coefficient (¹) −40°C ≤ T _A ≤ 125°C ±3 ±8 ppm/"C V _{REF} and V _{BLAS} tracking over temperature (²) −40°C ≤ T _A ≤ 125°C ±2 ±7 ppm/"C LINE AND LOAD REGULATION AV _{O(AUI)} Line regulation V _{REF} + 0.02 V ≤ V _{IN} ≤ 5.5 V 3 3 5 ppm/"C ΔV _{O(AUI)} Load regulation Sourcing 0 mA ≤ I _L ≤ 20 mA, V _{REF} + 0.6 V ≤ V _{IN} ≤ 5.5 V 8 20 ppm/"MA POWER SUPPLY Active mode Active mode 360 430, V _{REF} + 0.02 V ≤ V _{IN} ≤ 5.5 V 8 20 POWER SUPPLY Active mode Active mode 360 430, V _{REF} + 0.02 V ≤ V _{IN} ≤ 5.5 V 8 20 POWER SUPPLY Active mode Active mode 360 430, A ₂ V _M ≤ 5.5 V 8 20 POWER SUPPLY Active mode Active mode 360 430, A ₂ V _M ≤ 5.5 V 9 9 A ₂ V _M ≤ 5.5 V 9 A ₂ V _M ≤ 5.5 V 9 A ₂ V _M ≤ 5.5 V	ACCURA	ACY AND DRIFT								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Output voltage accuracy				-0.05%		0.05%		
		Output voltage temperatur	re coefficient (1)	-40°C ≤ T _A ≤ 125°C			±3	±8	ppm/°C	
$ \frac{\Delta V_{O(\Delta VI)}}{\Delta V_{O(\Delta IL)}} \ \ \ \ \ \ \ \ $		V _{REF} and V _{BIAS} tracking o	ver temperature ⁽²⁾	-40°C ≤ T _A ≤ 125°C			±2	±7	ppm/°C	
	LINE AN	D LOAD REGULATION		1						
	$\Delta V_{O(\Delta VI)}$	Line regulation		$V_{REF} + 0.02 \text{ V} \le V_{IN} \le 5.5 \text{ V}$			3	35	ppm/V	
Sinking 0 mA \le 1			Sourcing				8	20		
	$\Delta V_{O(\Delta IL)}$	Load regulation	Sinking				8	20	ppm/mA	
Incomplete Active mode $-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$ 460 <	POWER	SUPPLY								
							360	430		
Shutdown mode 3.3 5 Enable voltage Device in shutdown mode (EN = 0) 0 0.77 V Dropout voltage 10 20 mV I _{SC} Short-circuit current 50 mA 600 mV NOISE Low-frequency noise ${}^{(3)}$ 0.1 Hz ≤ f ≤ 10 Hz 12 ppmpe Output voltage noise density f = 100 Hz 0.25 ppm/√ Hz CAPACITIVE LOAD Stable output capacitor range 0 10 μF HYSTERESIS AND LONG TERM STABILITY Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C40°C. 125°C. 25°C Cycle 1 60 ppm		Supply current	Active mode	-40°C ≤ T _A ≤ 125°C				460		
Enable voltage	Icc						3.3	5	5	
Enable voltage			Snutdown mode	–40°C ≤ T _A ≤ 125°C				9		
				Device in shutdown mode (EN	= 0)	0		0.7	,,	
Dropout voltage		Enable voltage		Device in active mode (EN = 1)		V _{IN} – 0.7		V _{IN}	, v	
I _L = 20 mA 600 I _{SC} Short-circuit current 50 mA ton Turn-on time 0.1% settling, $C_L = 1 \mu F$ 500 μs NOISE Low-frequency noise $^{(3)}$ 0.1 Hz ≤ f ≤ 10 Hz 12 ppm _{PP} Output voltage noise density f = 100 Hz 0.25 ppm/ 1 Hz CAPACITIVE LOAD Stable output capacitor range 0 10 μF HYSTERESIS AND LONG TERM STABILITY Long-term stability $^{(4)}$ 0 to 1000 hours 25 ppm Output voltage hysteresis $^{(5)}$ 25°C. −40°C. 125°C. 25°C Cycle 1 60 ppm		Dranaut valtaga					10	20	\/	
NOISE Low-frequency noise (3) 0.1 Hz \leq f \leq 10 Hz 12 ppm _{PP} Output voltage noise density f = 100 Hz 0.25 ppm/ $\sqrt{\text{Hz}}$ CAPACITIVE LOAD Stable output capacitor range 0 10 µF HYSTERESIS AND LONG TERM STABILITY Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C. -40 °C. 125°C. 25°C Cycle 1 60 ppm		Dropout voltage		I _L = 20 mA				600	mv	
NOISE Low-frequency noise (3) Output voltage noise density $f = 100 \text{ Hz}$ CAPACITIVE LOAD Stable output capacitor range Noise Stable output capacitor range Output voltage noise density $f = 100 \text{ Hz}$ Output voltage noise density $f = 100 \text{ Hz}$ Output voltage noise density $f = 100 \text{ Hz}$ Output voltage noise density $f = 100 \text{ Hz}$ Output voltage hysteresis (5) $f = 100 \text{ Hz}$ Output voltage hysteresis (5) $f = 100 \text{ Hz}$ Output voltage hysteresis (5) $f = 100 \text{ Hz}$ $f = 100 \text$	I _{SC}	Short-circuit current					50		mA	
Low-frequency noise (3) 0.1 Hz \leq f \leq 10 Hz 12 ppm _{PP} Output voltage noise density f = 100 Hz 0.25 ppm/ $\sqrt{\text{Hz}}$ CAPACITIVE LOAD Stable output capacitor range 0 10 10 μF HYSTERESIS AND LONG TERM STABILITY Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C, -40 °C, 125 °C, 25 °C	t _{on}	Turn-on time		0.1% settling, C _L = 1 μF			500		μs	
Output voltage noise density $f = 100 \text{ Hz}$ 0.25 ppm/\sqrt{Hz} CAPACITIVE LOAD Stable output capacitor range 0 10 μF HYSTERESIS AND LONG TERM STABILITY Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C. -40 °C. 125 °C. 25 °C	NOISE					•				
CAPACITIVE LOAD 0 10 μF Stable output capacitor range 0 10 μF HYSTERESIS AND LONG TERM STABILITY Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C. –40°C. 125°C. 25°C Cycle 1 60 ppm		Low-frequency noise (3)		0.1 Hz ≤ f ≤ 10 Hz			12		ppm _{PP}	
Stable output capacitor range 0 10 μF HYSTERESIS AND LONG TERM STABILITY Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C. –40°C. 125°C. 25°C Cycle 1 60 ppm		Output voltage noise dens	sity	f = 100 Hz			0.25		ppm/√ Hz	
HYSTERESIS AND LONG TERM STABILITY Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C40°C. 125°C. 25°C Cycle 1 60 ppm	CAPACIT	TIVE LOAD				•				
Long-term stability (4) 0 to 1000 hours 25 ppm Output voltage hysteresis (5) 25°C40°C. 125°C. 25°C Cycle 1 60 ppm		Stable output capacitor ra	nge			0		10	μF	
Output voltage hysteresis (5) 25°C40°C. 125°C. 25°C Cycle 1 60 ppm	HYSTER	ESIS AND LONG TERM ST	ABILITY			•				
Output voltage hysteresis (5) 25°C, -40°C, 125°C, 25°C		Long-term stability (4)		0 to 1000 hours			25		ppm	
Cycle 2 35		Output voltage bystoresis	(5)	25°C 40°C 125°C 25°C	Cycle 1		60		nnm	
		Output voltage hysteresis	V.	25 0, -40 0, 125 0, 25 0	Cycle 2		35		ppiii	

- (1)
- Temperature drift is specified according to the box method. See the Section 9.3 section for more details. The V_{REF} and V_{BIAS} tracking over temperature specification is explained in more detail in the Section 9.3 section. (2)
- (3) The peak-to-peak noise measurement procedure is explained in more detail in the Section 8.4 section.
- Long-term stability measurement procedure is explained in more in detail in the Section 8.2 section.
- (4) (5) The thermal hysteresis measurement procedure is explained in more detail in the Section 8.3 section.

7.6 Typical Characteristics












Figure 7-13. Load Regulation Sourcing vs Temperature (V_{REF})




Figure 7-14. Load Regulation Sourcing vs Temperature (V_{BIAS})




Figure 7-15. Load Regulation Sinking vs Temperature (V_{REF})





Figure 7-16. Load Regulation Sinking vs Temperature (V_{BIAS})










Figure 7-18. Line Regulation vs Temperature (V_{BIAS})






















8 Parameter Measurement Information


8.1 Solder Heat Shift

The materials used in the manufacture of the REF20xx-Q1 have differing coefficients of thermal expansion, resulting in stress on the device die when the part is heated. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.

To illustrate this effect, a total of 92 devices were soldered on four printed circuit boards [23 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 8-1. The printed circuit board is comprised of FR4 material. The board thickness is 1.57 mm and the area is 171.54 mm × 165.1 mm.

The reference and bias output voltages are measured before and after the reflow process; the typical shift is displayed in Figure 8-2 and Figure 8-3. Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on the size, thickness, and material of the printed circuit board. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, the device must be soldered in the second pass to minimize its exposure to thermal stress.









Figure 8-2. Solder Heat Shift Distribution, V_{REF} (%)

Figure 8-3. Solder Heat Shift Distribution, V_{BIAS} (%)



8.2 Long-Term Stability

The long term stability of the REF20xx-Q1 was collected on 32 parts that were soldered onto Printed Circuit Boards without any slots or special layout considerations. The boards were then placed into an oven with air temperature maintained at $T_A = 35^{\circ}$ C. The Vref output of the 32 parts was measured regularly. Typical long term stability is as shown in Figure 8-4.





8.3 Thermal Hysteresis

Thermal hysteresis is measured with the REF20xx-Q1 soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. Hysteresis can be expressed by Equation 1:

$$V_{HYST} = \left(\frac{\left|V_{PRE} - V_{POST}\right|}{V_{NOM}}\right) \bullet 10^{6} \quad (ppm) \tag{1}$$

where

- V_{HYST} = thermal hysteresis (in units of ppm)
- V_{NOM} = the specified output voltage
- V_{PRE} = output voltage measured at 25°C pre-temperature cycling
- V_{POST} = output voltage measured after the device has cycled from 25°C through the specified temperature range of –40°C to 125°C and returns to 25°C

Typical thermal hysteresis distribution is as shown in Figure 8-5 and Figure 8-6.




Figure 8-5. Thermal Hysteresis Distribution (V_{REF})





Figure 8-6. Thermal Hysteresis Distribution (V_{BIAS})



8.4 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise can be seen in Figure 8-7 and Figure 8-8. Device noise increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care must be taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement setup is shown in Figure 8-9.






Figure 8-9. 0.1-Hz to 10-Hz Noise Measurement Setup


9 Detailed Description

9.1 Overview

The REF20xx-Q1 are a family of dual-output, V_{REF} and V_{BIAS} (V_{REF} / 2) band-gap voltage references. The Section 9.1 section provides a block diagram of the basic band-gap topology and the two buffers used to derive the V_{REF} and V_{BIAS} outputs. Transistors Q_1 and Q_2 are biased such that the current density of Q_1 is greater than that of Q_2 . The difference of the two base emitter voltages ($V_{BE1} - V_{BE2}$) has a positive temperature coefficient and is forced across resistor R_5 . The voltage is amplified and added to the base emitter voltage of Q_2 , which has a negative temperature coefficient. The resulting band-gap output voltage is almost independent of temperature. Two independent buffers are used to generate V_{REF} and V_{BIAS} from the band-gap voltage. The resistors R_1 , R_2 and R_3 , R_4 are sized such that $V_{BIAS} = V_{REF}$ / 2.

e-Trim $^{\text{TM}}$ is a method of package-level trim for the initial accuracy and temperature coefficient of V_{REF} and V_{BIAS} , implemented during the final steps of manufacturing after the plastic molding process. This method minimizes the influence of inherent transistor mismatch, as well as errors induced during package molding. e-Trim is implemented in the REF20xx-Q1 to minimize the temperature drift and maximize the initial accuracy of both the V_{REF} and V_{BIAS} outputs.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 V_{REF} and V_{BIAS} Tracking

Most single-supply systems require an additional stable voltage in the middle of the analog-to-digital converter (ADC) input range to bias input bipolar signals. The V_{REF} and V_{BIAS} outputs of the REF20xx-Q1 are generated from the same band-gap voltage as shown in the *Section 9.2*. Hence, both outputs track each other over the full temperature range of -40° C to 125°C with an accuracy of 7 ppm/°C (maximum). The tracking error is calculated using the box method, as described by Equation 2:

Tracking Error =
$$\left(\frac{V_{\text{DIFF(MAX)}} - V_{\text{DIFF (MIN)}}}{V_{\text{REF}} \bullet \text{Temperature Range}}\right) \bullet 10^6$$
 (ppm)

where

$$\bullet \quad V_{\text{DIFF}} = V_{\text{REF}} - 2 \bullet V_{\text{BIAS}}$$

The tracking accuracy is as shown in Figure 9-1.




Figure 9-1. V_{REF} and V_{BIAS} Tracking vs Temperature

9.3.2 Low Temperature Drift

The REF20xx-Q1 is designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by Equation 3:

$$Drift = \left(\frac{V_{REF(MAX)} - V_{REF(MIN)}}{V_{REF} \bullet Temperature Range}\right) \bullet 10^6 \quad (ppm)$$
(3)

9.3.3 Load Current

The REF20xx-Q1 family is specified to deliver a current load of ± 20 mA per output. Both the V_{REF} and V_{BIAS} outputs of the device are protected from short circuits by limiting the output short-circuit current to 50 mA. The device temperature increases according to Equation 4:

$$T_{J} = T_{A} + P_{D} \cdot R_{\theta J A} \tag{4}$$

where

- T_J = junction temperature (°C)
- T_A = ambient temperature (°C)
- P_D = power dissipated (W)
- R_{θ,JA} = junction-to-ambient thermal resistance (°C/W)

The REF20xx-Q1 maximum junction temperature must not exceed the absolute maximum rating of 150°C.

9.4 Device Functional Modes

When the EN pin of the REF20xx-Q1 is pulled high, the device is in active mode. The device must be in active mode for normal operation. The REF20xx-Q1 can be placed in a low-power mode by pulling the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to $5 \,\mu$ A in shutdown mode. See the Section 7.5 for logic high and logic low voltage levels.

10 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The low-drift, bidirectional, single-supply, low-side, current-sensing solution, described in this section, can accurately detect load currents from -2.5 A to 2.5 A. The linear range of the output is from 250 mV to 2.75 V. Positive current is represented by output voltages from 1.5 V to 2.75 V, whereas negative current is represented by output voltages from 250 mV to 1.5 V. The difference amplifier is the INA240-Q1 current-shunt monitor, whose supply and reference voltages are supplied by the low-drift REF2030-Q1.

10.2 Typical Application

10.2.1 Low-Side, Current-Sensing Application




Figure 10-1. Low-Side, Current-Sensing Application



10.2.1.1 Design Requirements

The design requirements are as follows:

Supply voltage: 5.0 V
 Load current: ±2.5 A
 Output: 250 mV to 2.75 V
 Maximum shunt voltage: ±25 mV

4. Maximum shunt voltage. 125 mv

10.2.1.2 Detailed Design Procedure

Low-side current sensing is desirable because the common-mode voltage is near ground. Therefore, the current-sensing solution is independent of the bus voltage, V_{BUS} . When sensing bidirectional currents, use a differential amplifier with a reference pin. This procedure allows for the differentiation between positive and negative currents by biasing the output stage such that it can respond to negative input voltages. There are a variety of methods for supplying power (V+) and the reference voltage (V_{REF} , or V_{BIAS}) to the differential amplifier. For a low-drift solution, use a monolithic reference that supplies both power and the reference voltage. Figure 10-2 shows the general circuit topology for a low-drift, low-side, bidirectional, current-sensing solution. This topology is particularly useful when interfacing with an ADC; see Figure 10-1. Not only do V_{REF} and V_{BIAS} track over temperature, but their matching is much better than alternate topologies.




Figure 10-2. Low-Drift, Low-Side, Bidirectional, Current-Sensing Circuit Topology

The transfer function for the circuit given in Figure 10-2 is as shown in Equation 5:

$$V_{OUT} = G \cdot (\pm V_{SHUNT}) + V_{BIAS}$$

$$= G \cdot (\pm I_{LOAD} \cdot R_{SHUNT}) + V_{BIAS}$$
(5)



10.2.1.2.1 Shunt Resistor

As illustrated in Figure 10-2, the value of V_{SHUNT} is the ground potential for the system load. If the value of V_{SHUNT} is too large, issues may arise when interfacing with systems whose ground potential is actually 0 V. Also, a value of V_{SHUNT} that is too negative may violate the input common-mode voltage of the differential amplifier in addition to potential interfacing issues. Therefore, limiting the voltage across the shunt resistor is important. Equation 6 can be used to calculate the maximum value of R_{SHUNT} .

$$R_{SHUNT(max)} = \frac{V_{SHUNT(max)}}{I_{LOAD(max)}}$$
(6)

Given that the maximum shunt voltage is ±25 mV and the load current range is ±2.5 A, the maximum shunt resistance is calculated as shown in Equation 7.

$$R_{SHUNT (max)} = \frac{V_{SHUNT (max)}}{I_{LOAD (max)}} = \frac{25mV}{2.5A} = 10m\Omega$$
(7)

To minimize errors over temperature, select a low-drift shunt resistor. To minimize offset error, select a shunt resistor with the lowest tolerance. For this design, the Y14870R01000B9W resistor is used.

10.2.1.2.2 Differential Amplifier

The differential amplifier used for this design must have the following features:

- 1. Single-supply (3 V)
- 2. Reference voltage input
- 3. Low initial input offset voltage (V_{OS})
- 4. Low-drift
- 5. Fixed gain
- 6. Low-side sensing (input common-mode range below ground)

For this design, a current-shunt monitor (INA240-Q1) is used. The INA240-Q1 family topology is shown in Figure 10-3. The INA240-Q1 specifications can be found in the INA240-Q1 product data sheet.




Figure 10-3. INA240-Q1 Current-Shunt Monitor Topology

The INA240-Q1 is an excellent choice for this application because all the required features are included. In general, instrumentation amplifiers (INAs) do not have the input common-mode swing to ground that is essential for this application. In addition, INAs require external resistors to set their gain, which is not desirable for low-drift applications. Difference amplifiers typically have larger input bias currents, which reduce solution accuracy at small load currents. Difference amplifiers typically have a gain of 1 V/V. When the gain is adjustable, these amplifiers use external resistors that are not conducive to low-drift applications.


10.2.1.2.3 Voltage Reference

The voltage reference for this application must have the following features:

- 1. Dual output (3.0 V and 1.5 V)
- 2. Low drift
- 3. Low tracking errors between the two outputs

For this design, the REF2030-Q1 is used. The REF20xx-Q1 topology is as shown in the Section 9.2 section.

The REF2030-Q1 is an excellent choice for this application because of its dual output. The temperature drift of 8 ppm/°C and initial accuracy of 0.05% make the errors resulting from the voltage reference minimal in this application. In addition, there is minimal mismatch between the two outputs and both outputs track very well across temperature, as shown in Figure 10-4 and Figure 10-5.






Figure 10-5. Distribution of V_{REF} – 2 × V_{BIAS} Drift **Tracking Over Temperature**

10.2.1.2.4 Error Calculations

Two types of errors will be discussed: initial accuracy and drift. Accuracy errors include:

- Shunt resistor tolerance: $\alpha_{\text{shunt tol}} = 0.1\%$ (maximum)
- INA initial input offset voltage: $\bar{V}_{OS\ INA}$ = 5 μV (typical)
- INA PSRR: $V_{OS\ INA\ PSRR} = 1 \mu V/V \text{ (typical)}$
- INA CMRR: V_{OS INA CMRR} = 132 dB (typical)
- INA gain error: $\alpha_{INA GE} = 0.05\%$ (typical)
- Reference output accuracy: α_{REF} output = 0.05% (maximum)

It should be noted that these error sources can be greatly reduced at 25°C by performing a two point system calibration. Drift errors, on the other hand, can only be reduced by performing the calibration over temperature. The drift errors include:

- Shunt resistor drift: $\delta_{shunt drift} = 15 \text{ ppm/}^{\circ}\text{C (maximum)}$
- INA offset voltage drift: $\delta_{INA \ drift \ Vos}^- = 50 \ nV/^{\circ}C$ (typical)
- INA gain error drift: $\delta_{INA_drift_GE} = 0.5 \text{ ppm/}^{\circ}\text{C}$ (typical)
- Reference output drift: δ_{REF} drift output = 3 ppm/°C (typical)

Equation 8 can be used to convert specifications given in parts per million (ppm) to a percentage (%), and vice versa.

$$% = (ppm/10,000)$$
 (8)

Equation 9 can be used to convert specifications given in decibels (dB) to a linear representation.

$$(V / V) = (1 / 10^{(dB/20)})$$
(9)



For some error calculations a full-scale range (FSR) is required. The FSR for this design is determined by the voltage across the shunt resistor, which is ±25 mV (or 50 mV).

For drift errors, the largest change in temperature (ΔT) is $100^{\circ}C$, which is the difference between the maximum specified temperature ($125^{\circ}C$) and room temperature ($25^{\circ}C$). This temperature change is used when calculating drift errors for the shunt resistor and INA240-Q1. Because the REF20-Q1 uses the box method to determine drift, the temperature range used for calculations is the entire operating range, or $150^{\circ}C$.

Finally, errors due to CMRR and PSRR specifications require an adjustment depending on the difference between the system's requirements and how the devices were characterized. For example, the INA240-Q1 was characterized using a common-mode voltage of 12 V. The common-mode voltage in this design is ~0V. This discrepancy causes an input-referred offset voltage.

Below, Table 10-1 summarizes the initial accuracy calculations.

Table 10-1. Initial Accuracy Error Summary

ERROR SOURCE	DEVICE: R _{SHUNT} (PPM)	DEVICE: IN240-Q1 (PPM)	DEVICE: REF2030-Q1 (PPM)	TOTAL (PPM, RSS)
OFFSET		100 FSR	500 FSR	510 FSR
CMRR		60 FSR		60 FSR
PSRR		40 FSR		40 FSR
GAIN ERROR	1000	500		1118
TOTAL (PPM, RSS)	1000	1087.5 FSR	500 FSR	1231 FSR (0.123%)

Below, Table 10-2 summarizes the total temperature drift calculations.

Table 10-2. Temperature Drift Error Summary


ERROR SOURCE	DEVICE: R _{SHUNT} (PPM)	DEVICE: IN240-Q1 (PPM)	DEVICE: REF2030-Q1 (PPM)	TOTAL (PPM, RSS)	
OFFSET DRIFT	OFFSET DRIFT		495	505 FSR	
GAIN ERROR DRIFT	1500	50		1501	
TOTAL (PPM, RSS)	1500	111.8 FSR	495	1583.52 FSR (0.194%)	

Product Folder Links: REF20-Q1



10.2.1.2.5 Application Curves

Performing a two-point calibration at 25°C removes the errors associated with offset voltage, gain error, and so forth. Figure 10-6 to Figure 10-8 show the measured error at different conditions. For a more detailed description on measurement procedure, calibration, and calculations, please refer to TIDU357.





11 Power-Supply Recommendations

The REF20xx-Q1 family of references feature an extremely low-dropout voltage. These references can be operated with a supply of only 20 mV above the output voltage. For loaded reference conditions, a typical dropout voltage versus load is shown in Figure 11-1. A supply bypass capacitor ranging between 0.1 μ F to 10 μ F is recommended.




Figure 11-1. Dropout Voltage vs Load Current



12 Layout

12.1 Layout Guidelines

Figure 12-1 shows an example of a PCB layout for a data acquisition system using the REF2030-Q1. Some key considerations are:

- Connect low-ESR, 0.1-μF ceramic bypass capacitors at V_{IN}, V_{REF}, and V_{BIAS} of the REF2030-Q1.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Minimize trace length between the reference and bias connections to the INA and ADC to reduce noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

12.2 Layout Example




Figure 12-1. Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- INA240-Q1 Automotive, Wide Common-Mode Range, High- and Low-Side, Bidirectional, Zero-Drift, Current-Sense Amplifier With Enhanced PWM Rejection (SBOS808)
- Low-Drift Bidirectional Single-Supply Low-Side Current Sensing Reference Design (TIDU357)

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

e-Trim[™] is a trademark of Texas Instruments, Inc.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 16-Jan-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
REF2025QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GACQ	Samples
REF2030QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GADQ	Samples
REF2033QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAEQ	Samples
REF2041QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAFQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 16-Jan-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 16-Oct-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF2025QDDCRQ1	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2030QDDCRQ1	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2033QDDCRQ1	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2041QDDCRQ1	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 16-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
REF2025QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0	
REF2030QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0	
REF2033QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0	
REF2041QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0	

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated