

Basic Info		
<i>Licensing</i>		Open-source (Solderpad Hardware License v2.1)
<i>Target FPGA or ASIC</i>		ZCU102
<i>Design Language</i>		Verilog
Architecture		
<i>Type</i>		Von Neumann
<i>Num Clock Domains</i>		2
<i>Control Interface</i>	ISAEExtension	N
	Memory Mapped	Y
	Protocol	AXI4-Lite, SPI
<i>Interrupts</i>		N
Microarchitecture		
<i>Parametrization</i>	Parametric Num Units	N
	Parametric Config	N
<i>Programmability</i>	Programmable Cores	N
	ISAEExtension	N
Software		
<i>Compiler</i>	Requires Specialized Compiler	N
	Supported Compilers	
<i>Hardware Abstraction Layer</i>	HAL Functions	Bare-metal HAL
<i>highLevelAPI</i>	Has High Level API	N
	SDK Repository	N.A.
	Has Domain Specific Compiler	N
Integration		
<i>IP Distribution</i>	Manifest Type	Bender
	Standalone Simulation	Y
	Standalone Simulation SW Requirements	QuestaSim
	Integration Docs Or Examples	Y
<i>Synthesis</i>	Is Synthesizable	Y
	FPGA Synthesis Examples	Y
	ASIC Synthesis Examples	N
<i>Simulation</i>	Closed Source Simulation	Y (QuestaSim)
	Open Source Simulation	N