

POLITO - Neuromorphic HW accelerator IP Card

Basic Info		
IP name		Neuromorphic HW accelerator
Licensing		Open-source (Solderpad Hardware License v2.1)
Target FPGA or ASIC		ZCU102
Design Language		Verilog
Architecture		
Type		Von Neumann
Num Clock Domains		2
Control Interface	ISAExtension	N
	Memory Mapped	Y
	Protocol	AXI4-Lite, SPI
Interrupts		N
Microarchitecture		
Parametrization	Parametric Num Units	N
	Parametric Config	N
Programmability	Programmable Cores	N
	ISAExtension	N
Software		
Compiler	Requires Specialized Compiler	N
	Supported Compilers	
Hardware Abstraction Layer	HAL Functions	Bare-metal HAL
highLevelAPI	Has High Level API	N
	SDK Repository	N.A.
	Has Domain Specific Compiler	N
Integration		
IP Distribution	Manifest Type	Bender
	Standalone Simulation	Y
	Standalone Simulation SW Requirements	QuestaSim
	Integration Docs Or Examples	Y
Synthesis	Is Synthesizable	Y
	FPGA Synthesis Examples	Y
	ASIC Synthesis Examples	N
Simulation	Closed Source Simulation	Y (QuestaSim)
	Open Source Simulation	N