

Neusha Javidnia

810197480

Computer Assignment 6

1398.5.7

A)

$$A) \tanh x = x - \frac{x^3}{3} + \frac{2x^5}{15} - \frac{17x^7}{315} + \frac{62x^9}{2835} - \frac{1382x^{11}}{155925} + \dots$$

$$\text{Rom: } i=0 \quad \frac{1}{3} = (0.33333)_{10} = 0.0101010101010101$$

$$i=1 \quad \frac{\frac{2}{15}}{\frac{1}{3}} = \frac{2}{5} = (0.40000)_{10} = 0.011001100110011$$

$$i=2 \quad \frac{\frac{17}{315}}{\frac{2}{15}} = \frac{17}{42} = (0.40476)_{10} = 0.011001111001111$$

$$i=3 \quad \frac{\frac{62}{2835}}{\frac{17}{315}} = \frac{62}{153} = (0.40523)_{10} = 0.011001111011110$$


$$i=4 \quad \frac{\frac{1382}{155925}}{\frac{62}{153}} = (0.40528)_{10} = 0.01100111100000$$

$$i=5 \quad \frac{929569}{2293620} = (0.40528)_{10} = 0.01100111100000$$


$$\frac{6404582}{15802673} = (0.40528)_{10} = 0.01100111100000$$


CS Scanned with CamScanner

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0010101010101010	0011001100110011	0011001111001111	0011001111011110	0011001111100000	0011001111100000	0011001111100000	0011001111100000



B)






```

1  module Address_ROM(input rst,clk,initz,Cen,output Cout,odd_even,output reg [2:0]address);
2  assign Cout={address};
3  assign odd_even=address[0];
4  always@(posedge clk, posedge rst)
5      if(rst) address<=3'b0;
6      else if(initz) address<=3'b0;
7      else if(Cen) address<=address+1;
8  endmodule
9
10 module adder(input [15:0]A,B,input sub_sel,output [15:0] R);
11 assign R = sub_sel ? A-B : A+B;
12 endmodule
13
14 module multiplier(input [15:0]A,B,output [15:0] Product_bus);
15 wire [31:0] Product_result;
16 assign Product_result= A * B;
17 assign Product_bus=Product_result[30:15];
18 endmodule
19
20 module register(input clk,rst,Ld,input [15:0] data_in,output reg [15:0] reg_out);
21 always@(posedge clk, posedge rst)
22     if(rst) reg_out<=16'b0;
23     else if(Ld) reg_out<=data_in;
24 endmodule
25 module MUX_2inputs(input sel1,sel2,input[15:0] data_1,data_2,output [15:0] data_out);
26     assign data_out= (sel1==1)? data_1:(sel2==1)? data_2:16'b 0;
27 endmodule
28
29 module MUX_3inputs(input sel1,sel2,sel3,input[15:0] data_1,data_2,data_3,output [15:0] data_out);
30     assign data_out= (sel1==1)? data_1:(sel2==1)? data_2:(sel3==1)?data_3:16'b 0;
31 endmodule

```

c)

c)




Ln#	
2	module controlunit_tanh(input start,clk, rst,odd_even, Cout,output reg initz,
3	Cen, Ld_term, Ld_expr, Ld_sqr,sel_x, sel_rom,
4	sel_sqr, sel_term, sel_a, sel_pr,subsel,ready);
5	reg [2:0] ps,ns;
6	always@(posedge clk, posedge rst)
7	if(rst) ps<= 3'b0;
8	else ps<=ns;
9	always@(ps,start,Cout)begin
10	ns=3'b0;
11	case (ps)
12	0:ns=(start==1)?3'b001:3'b0;
13	1:ns=3'b010;
14	2:ns=3'b011;
15	3:ns=3'b100;
16	4:ns=(Cout==1)?3'b0:3'b010;
17	default:ns=3'b0;
18	endcase
19	end
20	always@(ps,odd_even)begin
21	{initz,Cen,Ld_term, Ld_expr, Ld_sqr,sel_x, sel_rom,
22	sel_sqr, sel_term, sel_a, sel_pr,subsel,ready}=13'b0;
23	case (ps)
24	0:ready=1;
25	1:{Ld_sqr,sel_x,Ld_term,Ld_expr,initz}=5'b11111;
26	2:{sel_sqr,sel_term,sel_pr,Ld_term}=4'b1111;
27	3:{Ld_term,sel_pr,sel_rom,sel_term}=4'b1111;
28	4:begin {Ld_expr,sel_a,Cen}=3'b111; subsel=(odd_even==1)?1'b0:1'b1;end
29	default:{initz,Cen,Ld_term, Ld_expr, Ld_sqr,sel_x, sel_rom,
30	sel_sqr, sel_term, sel_a, sel_pr,subsel,ready}=13'b0;
31	endcase
32	end
33	endmodule



D)

```
1 `timescale 1ns/1ns
2 module datapath_tanh(input [15:0] xBus,input clk, rst, initz,
3 Cen, Ld_term, Ld_expr, Ld_sqr,sel_x, sel_rom, sel_sqr, sel_term, sel_a, sel_pr,
4 subsel,output [15:0] yBus,output odd_even, Cout);
5 reg [2:0] address;
6 reg [15:0] term,expr,sqr;
7 wire [15:0] MA,MB,Add_r,Product_bus,expr_bus,term_bus,Rom_out;
8 wire [31:0] Product_r;
9 assign Add_r = subsel ? term-expr : term+expr;
10 assign Product_r= MA * MB;
11 assign Product_bus=Product_r[30:15];
12 assign yBus=expr;
13 assign MA = sel_x ? xBus : sel_rom ? Rom_out:sel_sqr? sqr:16'b 0;
14 assign MB = sel_x ? xBus : sel_term ? term : 16'b 0;
15 assign expr_bus = sel_x ? xBus : sel_a ? Add_r : 16'b 0;
16 assign term_bus = sel_x ? xBus : sel_pr ? Product_bus : 16'b 0;
17 assign Rom_out= (address==0)? 16'b 0010101010101010:
18 (address==1)? 16'b 0011001100110011:
19 (address==2)? 16'b 0011001111001111:
20 (address==3)? 16'b 0011001111011110:
21 (address==4)? 16'b 0011001111100000:
22 (address==5)? 16'b 0011001111100000:
23 (address==6)? 16'b 0011001111100000:
24 (address==7)? 16'b 0011001111100000: 16'b 0;
25 assign Cout={address};
26 assign odd_even=address[0];
27 always@(posedge clk, posedge rst)
28 if(rst) address<=3'b0;
29 else if(initz) address<=3'b0;
30 else if(Cen) address<=address+1;
31 always@(posedge clk, posedge rst)
32 if(rst) term<=16'b0;
33 else if(Ld_term) term<=term_bus;
34 always@(posedge clk, posedge rst)
35 if(rst) expr<=16'b0;
36 else if(Ld_expr) expr<=expr_bus;
37 always@(posedge clk, posedge rst)
38 if(rst) sqr<=16'b0;
39 else if(Ld_sqr) sqr<=Product_bus;
40 endmodule
41 |
1 |`timescale 1ns/1ns
2 module tanh_modelsim(input [15:0] X,input start,clk,rst,output ready , output [15:0] Y);
3 wire initz,Cen, Ld_term, Ld_expr, Ld_sqr,sel_x,
4 sel_rom, sel_sqr, sel_term, sel_a, sel_pr,subsel;
5 wire odd_even, Cout;
6 datapath_tanh I1(.xBus(X),.clk(clk),.rst(rst),.initz(initz),
7 .Cen(Cen),.Ld_term(Ld_term), .Ld_expr(Ld_expr), .Ld_sqr(Ld_sqr),.sel_x(sel_x),
8 .sel_rom(sel_rom),.sel_sqr(sel_sqr),
9 .sel_term(sel_term),.sel_a(sel_a),.sel_pr(sel_pr),
10 .subsel(subsel),.yBus(Y),.odd_even(odd_even),.Cout(Cout));
11 controlunit_tanh I2(.start(start),.clk(clk),.rst(rst),.odd_even(odd_even),.Cout(Cout),
12 .initz(initz),.Cen(Cen),.Ld_term(Ld_term), .Ld_expr(Ld_expr),.Ld_sqr(Ld_sqr),.sel_x(sel_x),
13 .sel_rom(sel_rom),.sel_sqr(sel_sqr),.sel_term(sel_term),.sel_a(sel_a),.sel_pr(sel_pr),
14 .subsel(subsel),.ready(ready));
15 endmodule
```

Ln#	
1	<code>`timescale 1ns/1ns</code>
2	<code>module PartD_TB();</code>
3	<code>reg start=0, clock=0, reset=0;</code>
4	<code>reg [15:0]X;</code>
5	<code>wire [15:0]Y;</code>
6	<code>wire ready;</code>
7	<code>tanh_modelsim MUT (X, start, clock, reset, ready, Y);</code>
8	<code>initial begin</code>
9	<code>#10 reset=1;</code>
10	<code>#20 reset=0;</code>
11	<code>#20 start=1;</code>
12	<code>#50 X=16'b 0100000000000000;</code>
13	<code>#10 start=0;</code>
14	<code>#3000 X=16'b 0001000100010001;</code>
15	<code>#10 start=1;</code>
16	<code>#50 start=0;</code>
17	<code>#3000 X=16'b 0000010000100010;</code>
18	<code>#10 start=1;</code>
19	<code>#50 start=0;</code>
20	<code>#20000 \$stop;</code>
21	<code>end</code>
22	<code>initial begin</code>
23	<code>#70 clock=1;</code>
24	<code>repeat(800) #30 clock=~clock;</code>
25	<code>#20 \$stop;</code>
26	<code>end</code>
27	<code>endmodule</code>
28	<code> </code>



E)



F)

F) As we can see in the waveforms post-synthesis description's outputs (Ybus & ready) takes more time than pre-synthesis to be represented, Because post-synthesis is closer to reality. Quartus add a few delay to post-synthesis circuit. (We have used cyclon IV GX, so it has its own delay)

