Neusha Javidnia

810197480

Computer Assignment 6

1398.5.7


A)

A)
$$\tanh x = x - \frac{x^3}{3} + \frac{2x^5}{15} - \frac{17x^7}{315} + \frac{62x^9}{2835} - \frac{1382x^{11}}{155925}$$
.


Rom: $i = 0$ $\frac{1}{3} = (0.33333)_{10} = 0.01010101010101010$
 $i = 1$ $\frac{2}{15} = \frac{2}{5} = (0.40000)_{10} = 0.011001100111001111$
 $i = 2$ $\frac{17}{315} = \frac{17}{42} = (0.40476)_{10} = 0.011001111001111$
 $i = 3$ $\frac{62}{2835} = \frac{62}{153} = (0.40523)_{10} = 0.01100111101110$
 $i = 4$ $\frac{1382}{153} = (0.40528)_{10} = 0.0110011110000$
 $i = 5$ $\frac{929569}{2293620} = (0.40528)_{10} = 0.0110011110000$
 $\frac{6404582}{15802673} = (0.40528)_{10} = 0.0110011110$


CS Scanned with CamScanner

0 00101010101010 001100110011 00110011111001111 0011001111101111 0011001111100000 0011001111100000 0011001111100000 0011	1111100000	




B)





```
module Address_ROM(input rst,clk,initz,Cen,output Cout,odd_even,output reg [2:0]address);
 2
      assign Cout=&{address};
 3
      assign odd even=address[0];
 4
     always@(posedge clk, posedge rst)
 5
      if(rst) address<=3'b0;
      else if(initz) address<=3'b0;
 6
 7
      else if(Cen) address<=address+1;
8
      endmodule
 9
      module adder(input [15:0]A,B,input sub_sel,output [15:0] R);
10
11
      assign R = sub_sel ? A-B : A+B;
      endmodule
12
13
      module multiplier(input [15:0]A,B,output [15:0] Product bus);
14
15
      wire [31:0] Product result;
      assign Product result= A * B;
16
17
      assign Product_bus=Product_result[30:15];
18
      endmodule
19
20
      module register(input clk,rst,Ld,input [15:0] data in,output reg [15:0] reg out);
21
      always@(posedge clk, posedge rst)
22
      if(rst) reg_out<=16'b0;
23
      else if(Ld) reg_out<=data_in;
      endmodule
24
      module MUX_2inputs(input sell, sel2, input[15:0] data_1, data_2, output [15:0] data_out);
25
        assign data out= (sel1==1)? data 1:(sel2==1)? data 2:16'b 0;
26
27
      endmodule
28
      module MUX_3inputs(input sell, sel2, sel3, input[15:0] data_1, data_2, data_3, output [15:0] data_out);
29
30
        assign data_out= (sel1==1)? data_1:(sel2==1)? data_2:(sel3==1)?data_3:16'b 0;
       endmodule
31
```

C)





The second secon


```
Ln#
      module controlunit_tanh(input start,clk, rst,odd even, Cout,output reg initz,
 2
 3
      Cen, Ld term, Ld expr, Ld sqr, sel x, sel rom,
 4
      sel_sqr, sel_term, sel_a, sel_pr, subsel, ready);
      reg [2:0] ps,ns;
 5
 6.♠ always@(posedge clk, posedge rst)
 7
      if(rst) ps<= 3'b0;
      else ps<=ns;
 8
 9.4
      always@(ps,start,Cout)begin
      ns=3'b0;
10
11
     case (ps)
12
       0:ns=(start==1)?3'b001:3'b0;
13
       1:ns=3'b010;
14
       2:ns=3'b011;
15
      3:ns=3'bl00;
      4:ns=(Cout==1)?3'b0:3'b010;
16
17
       default:ns=3'b0;
18
     endcase
19
      end
20
     always@(ps,odd even)begin
     {initz, Cen, Ld term, Ld expr, Ld sqr, sel x, sel rom,
      sel sqr, sel term, sel a, sel pr, subsel, ready}=13'b0;
22
23
      case (ps)
24
        0:ready=1;
         1:{Ld sqr,sel x,Ld term,Ld expr,initz}=5'blllll;
25
26
         2:{sel sqr,sel term,sel pr,Ld term}=4'blll1;
27
         3:{Ld term, sel pr, sel rom, sel term}=4'blll1;
28
         4:begin {Ld expr,sel a,Cen}=3'blll; subsel=(odd even==1)?1'b0:1'bl;end
29
         default: {initz, Cen, Ld term, Ld expr, Ld sqr, sel x, sel rom,
30
      sel sqr, sel term, sel a, sel pr, subsel, ready}=13'b0;
31
       endcase
32
       end
33
      endmodule
```

```
`timescale lns/lns
 1
      module datapath_tanh(input [15:0] xBus,input clk, rst, initz,
 2
 3
      Cen, Ld term, Ld expr, Ld sqr, sel x, sel rom, sel sqr, sel term, sel a, sel pr,
      subsel, output [15:0] yBus, output odd even, Cout);
 5
      reg [2:0] address;
 6
      reg [15:0] term, expr, sqr;
 7
      wire [15:0] MA,MB,Add_r,Product_bus,expr_bus,term_bus,Rom_out;
 8
      wire [31:0] Product r;
9
      assign Add r = subsel ? term-expr : term+expr;
1.0
      assign Product r= MA * MB;
11
      assign Product_bus=Product_r[30:15];
12
      assign yBus=expr;
13
      assign MA = sel_x ? xBus : sel_rom ? Rom_out:sel_sqr? sqr:16'b 0;
14
      assign MB = sel_x ? xBus : sel_term ? term : 16'b 0;
15
      assign expr_bus = sel_x ? xBus : sel_a ? Add_r : 16'b 0;
      assign term_bus = sel_x ? xBus : sel_pr ? Product_bus : 16'b 0;
16
17
      assign Rom out= (address==0)? 16'b 0010101010101010:
      (address==1)? 16'b 0011001100110011:
18
19
      (address==2)? 16'b 0011001111001111:
      (address==3)? 16'b 0011001111011110:
20
21
      (address==4)? 16'b 0011001111100000:
      (address==5)? 16'b 0011001111100000:
22
      (address==6)? 16'b 0011001111100000:
23
24
      (address==7)? 16'b 0011001111100000: 16'b 0;
25
      assign Cout=&{address};
      assign odd_even=address[0];
26
27
      always@(posedge clk, posedge rst)
28
       if(rst) address<=3'b0;
29
      else if(initz) address<=3'b0;
30
       else if(Cen) address<=address+1;</pre>
31
      always@(posedge clk, posedge rst)
32
       if(rst) term<=16'b0;
33
       else if (Ld term) term<=term bus;
34
      always@(posedge clk, posedge rst)
35
      if(rst) expr<=16'b0;
36
       else if (Ld expr) expr<=expr bus;
37
      always@(posedge clk, posedge rst)
38
       if(rst) sqr<=16'b0;
39
      else if(Ld_sqr) sqr<=Product_bus;</pre>
40
      endmodule
41
  1
      `timescale lns/lns
       module tanh modelsim(input [15:0] X,input start,clk,rst,output ready , output [15:0] Y);
  2
  3
      wire initz, Cen, Ld_term, Ld_expr, Ld_sqr,sel_x,
  4
      sel_rom, sel_sqr, sel_term, sel_a, sel_pr, subsel;
  5
      wire odd_even, Cout;
  6
      datapath_tanh Il(.xBus(X),.clk(clk),.rst(rst),.initz(initz),
  7
      .Cen(Cen), .Ld term(Ld term), .Ld expr(Ld expr), .Ld sqr(Ld sqr), .sel x(sel x),
  8
       .sel rom(sel rom),.sel sqr(sel sqr),
 9
      .sel term(sel term),.sel a(sel a),.sel pr(sel pr),
 10
      .subsel(subsel),.yBus(Y),.odd even(odd even),.Cout(Cout));
 11
      controlunit_tanh I2(.start(start),.clk(clk),.rst(rst),.odd_even(odd_even),.Cout(Cout),
 12
      .initz(initz),.Cen(Cen),.Ld term(Ld term), .Ld expr(Ld expr),.Ld sqr(Ld sqr),.sel x(sel x),
 13
      .sel rom(sel rom),.sel sqr(sel sqr),.sel term(sel term),.sel a(sel a),.sel pr(sel pr),
 14
      .subsel(subsel),.ready(ready));
 15
      endmodule
```

```
Ln#
 1
       `timescale lns/lns
 2
      module PartD TB();
 3
      reg start=0,clock=0,reset=0;
 4
      reg [15:0]X;
 5
      wire [15:0]Y;
 6
      wire ready;
 7
      tanh modelsim MUT(X, start, clock, reset, ready, Y);
 8
      initial begin
 9
        #10 reset=1;
        #20 reset=0;
10
        #20 start=1;
11
        #50 X=16'b 0100000000000000;
12
13
        #10 start=0;
14
        #3000 X=16'b 0001000100010001;
15
        #10 start=1;
16
        #50 start=0;
17
        #3000 X=16'b 0000010000100010;
18
        #10 start=1;
19
        #50 start=0;
20
        #20000 $stop;
21
      end
22
      initial begin
23
        #70 clock=1;
24
        repeat(800) #30 clock=~clock;
25
        #20 $stop;
26
      end
27
      endmodule
28
```







F)

F) As we can see in the waveforms post-synthesis description's outputs (Y bus & ready) takes more time than pre-synthesis to be represented, Because post-synthesis is closer to reality. Quartus add a few delay to post-synthesis circuit. (We have used eyclon IV God, so it has its own delay)

