


8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

The SN54/74LS299 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data.

The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q_0 and Q_7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- · Common I/O for Reduced Pin Count
- Four Operation Modes: Shift Left, Shift Right, Load and Store
- Separate Shift Right Serial Input and Shift Left Serial Input for Easy Cascading
- 3-State Outputs for Bus Oriented Applications
- Input Clamp Diodes Limit High-Speed Termination Effects
- ESD > 3500 Volts

CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN54/74LS299

8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY




PIN NAMES LOADING (Note a)

		HIGH	LOW
CP	Clock Pulse (active positive-going edge) Input	0.5 U.L.	0.25 U.L.
DS0	Serial Data Input for Right Shift	0.5 U.L.	0.25 U.L.
DS7	Serial Data Input for Left Shift	0.5 U.L.	0.25 U.L.
I/O _n	Parallel Data Input or	0.5 U.L.	0.25 U.L.
	Parallel Output (3-State) (Note c)	65 (25) U.L.	15 (7.5) U.L.
OE_1 , OE_2	3-State Output Enable (active LOW) Inputs	0.5 U.L.	0.25 U.L.
<u>Q₀,</u> Q ₇	Serial Outputs (Note b)	10 U.L.	5 (2.5) U.L.
MR	Asynchronous Master Reset (active LOW) Input	0.5 U.L.	0.25 U.L.
S ₀ , S ₁	Mode Select Inputs	1 U.L.	0.5 U.L.

NOTES

- a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c) The Output LOW drive factor is 7.5 U.L for Military (54) and 15 U.L. for Commercial (74). The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS						RESPONSE		
MR	S ₁	S ₀	OE ₁	OE ₂	СР	DS ₀	DS ₇	
L L L	X X H	X X H	H X X	X H X	X X X	X X X	X X X	Asynchronous Reset; Q ₀ = Q ₇ = LOW I/O Voltage Undetermined
L L	L X	X L	L L	L	X X	X X	X X	Asynchronous Reset; Q ₀ = Q ₇ = LOW I/O Voltage LOW
H H	L	H H	X L	X L	ካ ካ	D D	X X	Shift Right; D \rightarrow Q ₀ ; Q ₀ \rightarrow Q ₁ ; etc. Shift Right; D \rightarrow Q ₀ & I/O ₀ ; Q ₀ \rightarrow O ₁ & I/O ₁ ; etc.
H H	Н	L L	X L	X L	ት ት	X X	D D	Shift Left; D \rightarrow Q ₇ ; Q ₇ \rightarrow Q ₆ ; etc. Shift Left; D \rightarrow Q ₇ & I/O ₇ ; Q ₇ \rightarrow Q ₆ & I/O ₆ ; etc.
Н	Н	Н	Х	Х	۲	Х	Х	Parallel Load; I/O _n →Q _n
H H	L	L L	H X	X H	X X	X X	X X	Hold: I/O Voltage undetermined
Н	L	Ĺ	Ĺ	L	Х	Х	Х	Hold: $I/O_n = Q_n$

H = HIGH Voltage Level L = LOW Voltage Level

GUARANTEED OPERATING RANGES

Symbol	Par	ameter		Min	Тур	Max	Unit
VCC	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temper	ature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	Q ₀ , Q ₇	54, 74			-0.4	mA
l _{OL}	Output Current — Low	Q ₀ , Q ₇ Q ₀ , Q ₇	54 74			4.0 8.0	mA
ЮН	Output Current — High	1/O ₀ -1/O ₇ 1/O ₀ -1/O ₇	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	1/O ₀ -1/O ₇ 1/O ₀ -1/O ₇	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits						
Symbol	Parameter			Min	Тур	Max	Unit	Tes	st Conditions	
VIH	Input HIGH Voltage			2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
VIL	Input LOW Voltage	Ę	54			0.7	V	Guaranteed Input LOW Voltage for		
۷IL	Input LOW Voltage	74				0.8	V	All Inputs		
VIK	Input Clamp Diode Vo	ltage			-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
Vон	Output HIGH Voltage	Ę	54	2.4	3.2		V	V _{CC} = MIN, I _{OH}	= MAX	
•оп	I/O ₀ -I/O ₇	7	74	2.4	3.1		V	*CC, .OH		
V _{OH}	Output HIGH Voltage		54	2.5	3.4		V	V _{CC} = MIN, I _{OH}	- MAX	
•он	Q ₀ , Q ₇	7	74	2.7	3.4		V	*CC, .OH		
Vo	Output LOW Voltage	54	, 74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$ $V_{IN} = V_{II} \text{ or } V_{IH}$		
VOL	I/O ₀ -I/O ₇	7	74		0.35	0.5	V		per Truth Table	
.,	Output LOW Voltage	54	, 74			0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,	
V _{OL}	1/0 ₀ -1/0 ₇	7	74			0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIGH I/O ₀ -I/O ₇					40	μΑ	V _{CC} = MAX, V _{OUT} = 2.7 V		
lozL	Output Off Current LC	utput Off Current LOW 0 ₀ -1/0 ₇				-400	μΑ	V _{CC} = MAX, V _O	UT = 0.4 V	
		Others				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
		S ₀ , S ₁ , I/O ₀ -I/O ₇	7			40	μΑ			
lН	Input HIGH Current	Others				0.1	mA	V _{CC} = MAX, V _{IN}	ı = 7 0 V	
		S ₀ , S ₁				0.2	mA	VCC = 1017 (X1, V X	- 1.0 V	
		I/O ₀ -I/O	7			0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V		
IIL	Input LOW Current	Others				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
·1L		S ₀ , S ₁				-0.8	mA	VCC - IVIAAA, VIIN - 0.4 V		
los	Short Circuit Current	Q ₀ , Q ₇		-20		-100	mA	V _{CC} = MAX		
	(Note 1) I/O ₀ -I/O ₇		7	-30		-130	mA	V _{CC} = MAX		
Icc	Power Supply Current	t				53	mA	$V_{CC} = MAX$		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency	25	35		MHz	
^t PHL ^t PLH	Propagation Delay, Clock to Q_0 or Q_7		26 22	39 33	ns	C _L = 15 pF
^t PHL	Propagation Delay, Clear to \mathbf{Q}_0 or \mathbf{Q}_7		27	40	ns	
tPHL tPLH	Propagation Delay, Clock to I/O ₀ -I/O ₇		26 17	39 25	ns	
^t PHL	Propagation Delay, Clear to I/O ₀ -I/O ₇		26	40	ns	C_L = 45 pF, R_L = 667 Ω
^t PZH ^t PZL	Output Enable Time		13 19	21 30	ns	
^t PHZ ^t PLZ	Output Disable Time		10 10	15 15	ns	C _L = 5.0 pF

AC SETUP REQUIREMENTS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tW	Clock Pulse Width HIGH	25			ns	
tW	Clock Pulse Width LOW	13			ns	
tW	Clear Pulse Width LOW	20			ns	
t _S	Data Setup Time	20			ns	V 50V
t _S	Select Setup Time	35			ns	V _{CC} = 5.0 V
t _h	Data Hold Time	0			ns	
t _h	Select Hold Time	10			ns	
t _{rec}	Recovery Time	20			ns	

3-STATE WAVEFORMS




Figure 1




Figure 2




Figure 3




Figure 4

AC LOAD CIRCUIT




Figure 5

SWITCH POSITIONS

SYMBOL	SW1	SW2
^t PZH	Open	Closed
t _{PZL}	Closed	Open
t _{PLZ}	Closed	Closed
t _{PHZ}	Closed	Closed