



**BOM\_NOTE:**  
 Replace INA250A3 with INA250A1  
 and OPA2188 with OPA2192.  
 These parts were chosen so that I don't have to create  
 symbols for the specific parts required since these  
 replacements are logically and physical similar.




DEFAULT ADDR: 0x50  
 DNI: R16, R18

**DESIGN NOTE:**  
 If the MCU controlling this devices either doesn't have pullup on its I2C bus or  
 if it doesn't support 5V on its I2C pins then un-mount R9 and R10 (also R22 if using INA\_ALERT\_N)  
 For devices running with 5V should be able to work fine with I2C bus upto 400Khz



DEFAULT ADDR: 0x51  
 DNI: R13, R14



**CAD\_NOTE:**  
 Make Overlapping Footprint  
 for D1 and D2, only one of  
 them will be mounted.


**DESIGN NOTE:**  
 U10 may not be required in here.  
 We could have directly driven the  
 ILIM and VTRIM from U9 and U3,  
 respectively.

**DESIGN NOTE:**  
 C12 and R24 are place holders to either scale  
 or add a low pass filter to I to V converter if necessary



TITLE: Sheet_1		REV: 1.0
Company: Your Company		Sheet: 1/1
Date: 2019-04-22		Drawn By: neutronstriker

**DESIGN NOTE:**  
For P1 and P2 we can not only use standard 2.54mm hdr but also 2.54mm screw terminal jack. Each pin can carry upto 6.25A so 3 pins should be good for 10A even after derating



**DEFAULT ADDR: 0x44**  
**DNI: R21**



**Design Note:**  
LPF designed for 160KHz 3db point, we can instead not mount the caps and instead mount a TVS diode to protect the chip from more than 36V transients that can occur due to inductive loads.



**DESIGN NOTE:**  
Tune R6/R7 values to achieve required reference for VREF\_V\_STEER and Tune R4/R5 values for VREF\_I\_LIMIT



TITLE: Sheet_2		REV: 1.0
Company: Your Company		Sheet: 1/1
Date: 2019-05-24		Drawn By: neutronstriker