## **Q1**

6 Points

The page size of a RISC5 computer is 16 Kbytes; the cache block size is 32 words and the machine is byte-addressable (each word is 4 bytes). The cache size is 4 Kbyte, and it is 4-way set associative. The virtual addresses are 42 bits and physical addresses are 36 bits long. The cache is physically addressed. Calculate the sizes (number of bits) of the following fields:

Q1.1 1 Point							
Block offset							
7	 	 		_	_	_	
<b>Q1.2</b> 1 Point							
Set index							
3	 	 	 	_	 _		
<b>Q1.3</b> 1 Point							
Tag							
26	 		 	_	 _	_	- 7 ! !
	 	 	 	-	 -	-	

Q1.4

1 Point

Page offset
14
O4 E
Q1.5 1 Point
Virtual page number
28
<b>Q1.6</b> 1 Point
Physical page number
22

## Q<sub>2</sub>

2 Points

A processor has a 8 entry TLB and 4KB pages. What is the maximum memory a program should access to maximize its performance? Write the answer in KB below. Only enter a number below.

3	2																
		_	_	_	_	_											

## **Q3**

2 Points

You are debating whether to have your L1 cache physically addressed or virtually addressed in your processor. Assume that entire cache has to correspond to one program at a time for security reasons. Check *all* that are correct:

Choose virtually addressed if the system is single programmed.

✔ Physically addressed is likely better for a multi-programmed system with a TLB which context switches a lot.

Virtually addressed is likely better better if cache size is large

Quiz 5	● GRADED
STUDENT LIANG, NEVIN	
TOTAL POINTS  10 / 10 pts	
QUESTION 1	
(no title)	<b>6</b> / 6 pts
1.1 (no title)	<b>1</b> / 1 pt
1.2 (no title)	<b>1</b> /1 pt
1.3 (no title)	<b>1</b> /1 pt
1.4 (no title)	<b>1</b> /1 pt
1.5 (no title)	<b>1</b> /1 pt
1.6 (no title)	<b>1</b> /1 pt
QUESTION 2	
(no title)	<b>2</b> / 2 pts
QUESTION 3	
(no title)	<b>2</b> / 2 pts