COMPUTER ORGANIZATION PROJECT - 4

MODULES THAT I USED IN PREVIOUS PROJECT:


- mips_registers (read_data_1, read_data_2, write_data, read_reg_1, read_reg_2, write_reg, signal_reg_write, clk);
- mips_data_memory(read_data,address,data_in,opcode,clk,signal_mem_write,signal_mem_read);
- read_instruction(instruction, program_counter);
- loadOperations(load,readFromMem,lbSignal,lhSignal);
- luiControl(out,immediate,luiSignal,data);
- extended(immediate,extendedImmediate,signal);
- mux2_to_1_32Bit (muxOut ,I0,I1,signal);
- Pc(program_counter,clk,pcIn);
- ➤ Alu_32_Bit (carryoutputAlu,outputAluputAlu,Z,a,b,carryIn,AluOp);
- Alu_1Bit(carryOut,outputAlu,a,b,carryIn,less,AluOp);
- ➤ MSB_1BitAlu(carryOut,outputAlu,V,set,a,b,carryIn,less,AluOp);
- > mux (muxOut ,I0,I1,I2,I3,s0,s1);
- > xorGate (result,a ,b);

I used this modules in currently Project and I don't change them.

Now,I will explain my new modules and changed modules that I used in currently Project:


selectDestination(outputReg,rt,rd,RegDst): This module for selecting destination register.If instruction is I type, destination register is rt,if instruction is R type destination register is rd.

This module below mux part of datapath.




selectAluInputReg (**outSelect,rt,extended,ALUSrc**): This module for selecting one input of Alu that will process with rs content. If extended operation will done with rs content according to ALUSrc signal, this module selects extended content as input of Alu. If rt and rs operation will done in Alu, this module select rt register contents as input.

This module below mux part of datapath.




selectWriteReg (writeReg,outputAlu,memoryOutput,MemtoReg): This module selects writed data.If instruction is load instructions,memory content is written register.If instruction is R-type instruction, Alu result is written in register.

This module below mux part of datapath.



AluControl (outputAluControl,funct,AluOp): This module is Alu Control Unit.It selects true AluCtr according to instruction type.


This module below part of datapath.



controlJump(jumpOut,fourBitPC,address): This module is apply jump operation. If jump signal is active, Pc is loaded with jump address. It is created with concataneting as 00-PC[31:28]-address.

controlUnit(MemtoReg,RegWrite,MemRead,MemWrite,extended,luiControl,load,opcod e,branch,j,jal,jr,AluOp,AluSrc,regDest):This module is writed in previous Project.But for this Project,I modify it.New signals are added. These new signals are AluOp,AluSrc,j,jal,jr,regDest,branch.


This module below part of datapath.



TestBench Of Control Unit:

```
sim:/controlUnit_testbench/regDest
VSIM 985> step -current
# opcode =100000 , memtoReg =1 , regWrite =1 , memRead =1 , memWrite =0 , extended =0 , luiControl =0 , load =00, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0
# opcode =100100 , memtoReg =1 , regWrite =1 , memRead =1 , memWrite =0 , extended =1 , luiControl =0 , load =00, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0
# opcode =100001 , memtoReg =1 , regWrite =1 , memRead =1 , memWrite =0 , extended =0 , luiControl =0 , load =10, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0
# opcode =100101 , memtoReg =1 , regWrite =1 , memRead =1 , memWrite =0 , extended =1 , luiControl =0 , load =10, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0
 # opcode =001111 , memtoReg =0 , regWrite =1 , memRead =0 , memWrite =0 , extended =0 , luiControl =1 , load =00, AluOp=00, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=0
   opcode =100011 , memtoReg =1 , regWrite =1 , memRead =1 , memRead =1 , memWrite =0 , extended =1 , luiControl =0 , load =01, Alu0p=00, Alu0r=01, branch=0, j=0, jal=0, jr=0, regDest=0
   opcode =101000 , memtoReg =0 , regWrite =0 , memRead =0 , memWrite =1 , extended =1 , luiControl =0 , load =00, AluOp=00, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0
   opcode =101001 , memtoReg =0 , regWrite =0 , memRead =0 , memWrite =1 , extended =1 , luiControl =0 , load =00, AluOp=00, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0
   opcode =101011 , memtoReg =0 , regWrite =0 , memRead =0 , memWrite =1 , extended =1 , luiControl =0 , load =00, AluOp=00, AluOp=00, AluSrc=1, branch=0, j=0, j=1e, j=1e,
   opcode =000000 , memtoReg =0 , regWrite =1 , memRead =0 , memWrite =0 , extended =0 , luiControl =0 , load =00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1
 popcode =000010 , memtoReg =0 , regWrite =0 , memRead =0 , memWrite =0 , extended =0 , luiControl =0 , load =00, AluOp=00, AluSrc=0, branch=0, j=1, jal=0, jr=0, regDest=0
# opcode =000011 , memtoReg =0 , regWrite =0 , memRead =0 , memWrite =0 , extended =0 , luiControl =0 , load =00, AluOp=00, AluSrc=0, branch=0, j=0, jal=1, jr=0, regDest=0
   opcode =001000 , memtoReg =0 , regWrite =0 , memRead =0 , memWrite =0 , extended =0 , luiControl =0 , load =00, AluOp=00, AluOr=00, branch=0, j=0, jal=0, jr=1, regDest=0
   opcode =000100 , memtoReg =0 , regWrite =0 , memRead =0 , memWrite =0 , extended =0 , luiControl =0 , load =00, AluOp=01, AluSrc=0, branch=1, j=0, jal=0, jr=0, regDest=0
VSTM 986>
```

The big Picture is:



TESTING OF INSTRUCTIONS:

Testing "add" Operation:

Instruction memory is:

1

00000000000000010001000000100000

Opcode=000000, rs= 00000, rt=00001, shampt=00000, funct=100000

Before operation register memory is:

Testbench:

After add operation register memory is:

After Add operation, rs (00000) content and rt (00001) content is added. And it is writed in rd(00010).

Testing "and" Operation:

Intruction memory is:

Opcode=000000, rs= 00010, rt= 00011, rd= 00100 shampt=00000 funct=100100.

Before operation register memory is:

Testbench:

After operation register memory is:

After and operation register content of rs (00010) and register content of rt(00011) is anded and result is writed in rd(00100).

Testing "or" Operation:

Intruction memory is:

Opcode=000000, rs= 00100, rt= 00101, rd= 00110 shampt=00000 funct=100101.

Before operation register memory is:

Testbench:

After operation register memory is:

After or operation register countent of rs (00100) and register content of rt(00101) is make or operation and result is writed in rd(00110).

Jump, Jal, Jr instructions:

This part in mips_32 is control jump,jal,jr operations.

```
always @(posedge clock) begin
  if(j==1)begin
    PC= jumpOut;
end
else if(andRes==1)begin
    PC = PC+1+extendedImmediate;
end
else if(jal) begin
    registers[31] = PC+1;
    PC=jumpOut;
    Swritememb("registers.txt", registers);
end
else if(jr) begin
    PC=read_data_1;
end
else
    PC = PC+1;
```

Testbench of Jump:

Instruction is:

After jump operation, register is transferred 2 to 6. It is jumped that address.

Testbench of jumpAndLink:

Instruction is:

```
0000100000000000000000000000101
```

Testbench:

After jumpAndLink operation, register is transferred 2 to 5. It is jumped that address. And Pc+1 assigned \$31.

Testbench of beq:

Instruction is:

000100000000000100000000000000100

Note that rs and rt contents equal:

After beq operation,pc transfered new address.

Testbench of sh operation:

Instruction memory:

Opcode: 10 1001, rs=00000, rt=00001, immediate=16'b0

Register Memory:

Before sh operation Data Memory:

After sh operation, data memory:

Testbench of sb operation:

Instruction memory:

Opcode: 10 1000 , rs=00000, rt=00001 , immediate=16'b0

1

Register Memory:

Before Data Memory:

After sb operation, data memory:

Testbench of sw operation:

Instruction memory:

Opcode: 10 1011, rs=00000, rt=00001, immediate=16'b0

Register Memory:

Before Data Memory:

After sw operation, data memory:

Testbench of lb operation:

Instruction memory:

Opcode: 10 0000, rs=00001, rt=00010, immediate=16'b0

Before writing register, register memory is:

Data memory is:

After perform lb operation, rt addresses(00010) content in register memory is changed.

$R[rt]={24'b0,M[rs+ZeroExtImm](7:0)}$

You can see that last 8 bit of 1. address of data memory is writed in 2. address of register memory. So Ib is working true.

Testbench of lw operation:

Instruction memory:

Opcode: 10 0011, rs=00000, rt=00100, immediate=16'b0

Before writing register, register memory is:

Data memory is:

After perform Iw operation, rt addresses(00100) content in register memory is changed.

R[rt]= M[rs+SignExtImm]

Register memory after operation:

Testbench of Ih operation:

Instruction memory:

Opcode: 10 0001 , rs=00000, rt=00001 , immediate=16'b0

1

100001000000001000000000000000000000

Register memory before writing:

Data memory:

After perform Ih operation, rt addresses(00001) content in register memory is changed.

 $R[rt]=\{16'b0,M[rs+ZeroExtImm](15:0)\}$

Register memory after operation:

NOT: Ihu operation is working same with Ih out of it has different opcode and it makes sign extended immediate.

Testbench of lui operation:

Instruction Memory:

```
1 0011110000100000111100100100101
```

Register Memory Before Lui Operation:

Register Memory After Lui Operation:

Testing and, or, add operations together:

Before operations, data memory is:

```
PC: 0, instruction: 000000000000010001000000100000
opcode: 000000, rs: 00000, rt: 00001 , rd=00010, dest=00010
memtoReg = 0 , regWrite = 1 , memRead = 0 , memWrite = 0 , extended = 0 , luiControl = 0 , load = 00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 0
PC: 1, instruction: 00000000010000110010000000100100
opcode: 000000, rs: 00010, rt: 00011 , rd=00100,dest=00100
memtoReg = 0 , regWrite = 1 , memRead = 0 , memWrite = 0 , extended = 0 , luiControl = 0 , load = 00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 1
PC: 1, instruction: 00000000010000110010000000100100
opcode: 000000, rs: 00010, rt: 00011 , rd=00100,dest=00100
memtoReg = 0 , regWrite = 1 , memRead = 0 , memWrite = 0 , extended = 0 , luiControl = 0 , load = 00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 0
PC: 2. instruction: 00000000100001010011000000100101
opcode: 000000, rs: 00100, rt: 00101 , rd=00110,dest=00110
memtoReg = 0 , regWrite = 1 , memRead = 0 , memWrite = 0 , extended = 0 , luiControl = 0 , load = 00, AluOp=10, AluOr=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 1
PC: 2, instruction: 00000000100001010011000000100101
opcode: 000000, rs: 00100, rt: 00101 , rd=00110,dest=00110
memtoReg = 0 , regWrite = 1 , memRead = 0 , memWrite = 0 , extended = 0 , luiControl = 0 , load = 00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 0
# opcode: 100011, rs: 00111, rt: 01000 , rd=00000,dest=01000
# memtoReg = 1 , regWrite = 1 , memRead = 1 , memWrite = 0 , extended = 1 , luiControl = 0 , load = 01, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0,clock= 1
# Register: read data 1: 0000000000000000000000000000000000, read data 2: 1010101111111111100001111101111, write data: 10101011111111111100001111101111
# opcode: 100011, rs: 00111, rt: 01000 , rd=00000,dest=01000
# memtoReg = 1 , regWrite = 1 , memRead = 1 , memWrite = 0 , extended = 1 , luiControl = 0 , load = 01, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0,clock= 0
# Register: read data 1: 0000000000000000000000000000000000, read data 2: 1010101111111111100001111101111, write data: 101010111111111111100001111101111
```

After add, or, and operation together, register memory is:

Instuction Memory is:

_	
1	00000000000001000100000100000
2	000000001000011001000000100100
3	0000000100001010011000000100101
4	1000110011101000000000000000000
5	0000001001010100101100000100000
6	0000000111000011101000000100100
7	000000011000101111000000100101
0	·

Before changing, register memory is:

```
// memory data file (do not edit the following line - required for mem lo
  // instance=/mips32_testbench/tb/register/registers
  // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noadd
  000000000000000000000000001011101
  00000000000000001010010111010111
  101010101010101010101111111111111
10
  11
  12
13
  14
  15
  000000000000000000000000001000100
17
  00000000000000000000000010001010
18
  19
  20 00000000000000000000000000000001
```

TestBench:

```
PC: 0. instruction: 00000000000001000100000100000
 PC: 1, instruction: 00000000010000110010000000100100
 PC: 1, instruction: 00000000010000110010000000100100
 opcode: 000000, rs: 00010, rt: 00011 , rd=00100,dest=00100
 PC: 2. instruction: 00000000100001010011000000100101
 opcode: 000000, rs: 00100, rt: 00101 , rd=00110,dest=00110
 PC: 2. instruction: 00000000100001010011000000100101
 opcode: 100011, rs: 00111, rt: 01000, rd=00000,dest=01000

memtoReg =1 , regWrite =1 , memRead =1 , memWrite =0 , extended =1 , luiControl =0 , load =01, AluOp=00, AluSrc=1, branch=0, j=0, jal=0, jr=0, regDest=0,clock= 0

Register: read_data_1: 0000000000000000000000000000000, read_data_2: 1010101111111111100001111101111, write_data: 10101011111111111100001111101111
   4, instruction: 00000001001010100101100000100000
PC: 4. instruction: 00000001001010100101100000100000
PC: 5. instruction: 00000001110000111010000000100100
memtoReg = 0, regWrite = 1, memRead = 0, memWrite = 0, extended = 0, luiControl = 0, load = 00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 1
Register: read_data_1: 10101010101010101010111111111111, read_data_2: 0000000000000010101011111, write_data: 000000000000000010101111
   5, instruction: 00000001110000111010000000100100
opcode: 0000000, rs: 01110, rt: 00011 , rd=10100,dest=10100
memtoReg =0 , regWrite =1 , memRead =0 , memWrite =0 , extended =0 , luiControl =0 , load =00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 0
Register: read_data_1: 101010101010101010101111111111111, read_data_2: 000000000000010101011111111, write_data: 0000000000000000001010111111111111
PC: 6. instruction: 0000000011000101111000000100101
opcode: 000000, rs: 00110, rt: 00101 , rd=01110,dest=01110
memtoReg = 0 , regWrite = 1 , memRead = 0 , memWrite = 0 , extended = 0 , luiControl = 0 , load = 00, AluOp=10, AluSrc=0, branch=0, j=0, jal=0, jr=0, regDest=1,clock= 1
Register: read_data_1: 10101010101010101010111111111111, read_data_2: 1010101010101010111111111111, write_data: 10101010101010101011111111111
PC: 6. instruction: 0000000011000101111000000100101
opcode: 000000, rs: 00110, rt: 00101 , rd=01110, dest=01110
Register: read_data_1: 10101010101010101010101111111111111, read_data_2: 1010101010101010111111111111, write_data: 101010101010101010101111111111111
```

After operations, register memory is:

NOTE:My processor performs,add,or,and,beq,j,jal,jr,lw,lb,lbu,lh,lhu,sw,sb,sh operations.