# CSE 232 SPRING 2020 HOMEWORK 3

# NEVZAT SEFEROGLU 171044024

### **CSE 232 SPRING 2020**

#### **HOMEWORK 3**


# Due Date May 8, Friday

- 1. Compute the clock period for the following clock frequencies.
  - a. 50 kHz (early computers)
  - b. 300 MHz (Sony Playstation 2 processor)
  - c. 3.4 GHz (Intel Pentium 4 processor)
  - d. 10 GHz (PCs of the early 2010s)
  - e. 1 THz (1 terahertz) (PCs of the future?)


## clock period = 1 / ( clock frequency )

**a**-) 
$$(1/50.000)$$
 s = 0.00002 s = 20000 ns  
**b**-)  $(1/(300*10^6))$  s =  $(3.33*10^{-9})$  s = 3.33 ns  
**c**-)  $(1/(3.4*10^9))$  s = 0.294 ns  
**d**-)  $(1/(10*10^9))$  s = 0.1 ns  
**e**-)  $(1/(1*10^{12}))$  s = 0.001 ns

2. Trace the behavior of a level-sensitive SR latch for the input pattern in below figure. Assume S1, R1, and Q are initially 0. Complete the timing diagram for S1, R1 and Q, assuming logic gates have a tiny but nonzero delay.



**3.** Compare the behavior of D latch and D flip-flop devices by completing the timing diagram adding Q (latch) and Q (flip-flop) in below figure. Provide a brief explanation of the behavior of each device. Assume each device initially stores a 0.



**4.** FSMs with the following numbers of states, indicate the smallest possible number of bits for a state register representing those states:

a. 4

b. 8

c. 9


d. 23

e. 900

**Encoding:** Assigning unique binary number (encoding) to each state. Usually using fewest bits, assigning encoding to each state by counting **in binary**.


```
a - ) CEIL ( \log_2(4) ) = 2 bits
b - ) CEIL ( \log_2(8) ) = 3 bits
c - ) CEIL ( \log_2(9) ) = 4 bits
d - ) CEIL ( \log_2(23) ) = 5 bits
e - ) CEIL ( \log_2(900) ) = 10 bits
```

5. If an FSM has N states, what is the maximum number of possible transitions that could exist in the FSM? Assume that no pair of states has more than one transition in the same direction, and that no state has a transition point back to itself. Assuming there are a large number of inputs, meaning the number of transitions is not limited by the number of inputs? Hint: try for small N, and then generalize.



For N=4, there are 4\*3 different transitions can be occurred. Therefore, if we have N number of states, each state matches N-1 unique state other than itself. According to given rule, there should be N\*(N-1) transitions as a maximum number of possible transitions.


**6.** Draw a state diagram for an FSM with no inputs and three outputs x, y, and z. xyz should always exhibit the following sequence: 000, 001, 010, 100, repeat. The output should change only on a rising clock edge. Make 000 the initial state. Using the process for designing a controller, convert the FSM to a controller, stopping once you have created the truth table and derive the Boolean expressions.



INPUTS		OUTPUTS						
S1	S0	n1	n0	x	y	z		
0	0	0	1	0	0	0		
0	1	1	0	0	0	1		
1	0	1	1	0	1	0		
1	1	0	0	1	0	0		

$$x = S1S0$$
,  $y = S1S0$ ,  $z = S1S0$   
 $n1 = S1S0 + S1S0$ ,  $n0 = S1S0 + S1 + S0$ 

7. A wristwatch display can show one of four items: the time, the alarm, the stopwatch, or the date, controlled by two signals s1 and s0 (00 displays the time, 01 the alarm, 10 the stopwatch, and 11 the date—assume s1s0 control an N-bit mux that passes through the appropriate register). Pressing a button B (which sets B = 1) sequences the display to the next item. For example, if the presently displayed item is the date, the next item is the current time. Create a state diagram for an FSM describing this sequencing behavior, having an input bit B, and two output bits s1 and s0. Be sure to only sequence forward by one item each time the button is pressed, regardless of how long the button is pressed—in other words, be sure to wait for the button to be released after sequencing forward one item. Use short but descriptive names for each state. Make displaying the time be the initial state. Using the process for designing a controller, convert the FSM to a controller, stopping once you have created the truth table and derive the Boolean expressions.



K2 , K1 , K0 are outputs of state register , inputs of combinational circuit.

n2, n1, n0 are outputs of combinational circuit, inputs of state register.

S1, S0 are general outputs.

INPUTS					OUTPUTS					
K2	K1	K0	В	n2	n1	n0	S1	S0		
0	0	0	0	0	0	0	0	0		
0	0	0	1	0	0	1	0	0		
0	0	1	0	0	1	0	0	1		
0	0	1	1	0	0	1	0	1		
0	1	0	0	0	1	0	0	1		
0	1	0	1	0	1	1	0	1		
0	1	1	0	1	0	0	1	0		
0	1	1	1	0	1	1	1	0		
1	0	0	0	1	0	0	1	0		
1	0	0	1	1	0	1	1	0		
1	0	1	0	1	1	0	1	1		
1	0	1	1	1	0	1	1	1		
1	1	0	0	1	1	0	1	1		
1	1	0	1	1	1	1	1	1		
1	1	1	0	0	0	0	0	0		
1	1	1	1	1	1	1	0	0		

### ${\bf Boolean\ equations\ for\ constructing\ conventional\ circuit:}$

 $\begin{array}{l} \textbf{n2} = \text{K2} \texttt{K1} \texttt{K0} \texttt{B} \texttt{'} + \text{K2} \texttt{K1} \texttt{'} \texttt{K0} \texttt{'} \texttt{B} \texttt{'} + \text{K2} \texttt{K1} \texttt{'} \texttt{K0} \texttt{'} \texttt{B} + \text{K2} \texttt{K1} \texttt{'} \texttt{K0} \texttt{B} \texttt{'} + \text{K2} \texttt{K1} \texttt{K0} \texttt{B} + \text{K2} \texttt{K1} \texttt{K0} \texttt{'} \texttt{B} + \text{K2} \texttt{K1} \texttt{K0} \texttt{'} \texttt{B} + \text{K2} \texttt{K1} \texttt{K0} \texttt{B} + \text{K2}$