New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

S6LX9 FPGA Build: Trigger Jitter #72

Closed
colinoflynn opened this Issue Sep 10, 2017 · 1 comment

Comments

Projects
None yet
1 participant
@colinoflynn
Contributor

colinoflynn commented Sep 10, 2017

There appears to be some trigger jitter from the AES core. The jitter is a full AES core clock cycle (NOT the ADC clock which may be 4x the AES/FPGA core clock).

This happened on the CW305 example sometimes, but seems more prevalent with the LX9 build, leading me to think it's the AES core (as the CW305 has a totally different register interface). There are some other cores can try with instead, for now suggest using resync on traces.

@colinoflynn

This comment has been minimized.

Show comment
Hide comment
@colinoflynn

colinoflynn Mar 30, 2018

Contributor

Probably fixed with 3aee94b .

Contributor

colinoflynn commented Mar 30, 2018

Probably fixed with 3aee94b .

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment