

A

A

B



B

C












C


D

D










FPGA Decoupling







FPGA MGT Interface




From UG576 regarding MGTAVCC, MGTAVTT, MGTVCCAUX pins:

If all of the Quads in a power supply group are not used, the associated pins can be left unconnected or tied to GND (unless the RCAL circuit is in that Quad).






XCKU095-3FFVA1156E



XCKU095-3FFVA1156E

Title: **Kintex IO Banks** Approved: No

Rev: 1

Project: **CW341**

License:

Date: 2023-03-22

Time: 1:42:26 PM


Sheet6 of 15

Copyright © NewAE Technology Inc.


NewAE.com

File: CW341_FPGAIO_1.SchDoc

FPGA Bank: VCCIOA



XCKU095-3FFVA1156E



XCKU095-3FFVA1156E

Title: **Kintex IO Banks**

Approved: No



Rev: 1

Project: CW341

License:

Date: 2023-03-22


Time: 1:42:26 PM


Sheet 7 of 15

Copyright © NewAE Technology Inc.

NewAE.com

File: CW341_FPGAIO_2.SchDoc



Title: **Kintex IO Banks**

Approved: NO



Rev: 1

Project: **CW341**

License:

Date: 2023-03-22


Time: 1:42:26 PM


Sheet9 of 15

Copyright © NewAE Technology Inc.

NewAE.com


File: **CW341_FPGAIO_4.SchDoc**






⚠ Fan mounted top or bottom side of board. Blower style to pass over "open die top".

⚠ Optional heatsink-mounted fan also support - 30x30mm should screw into heatsink, otherwise mounting bracket needed.





Title: **CW341 SRAM**

Approved: NO



Rev: 1

Project: **CW341**

License:

Date: 2023-03-22

Time: 1:42:26 PM

Sheet 13 of 15



Copyright © NewAE Technology Inc.

NewAE.com

File: CW341_SRAM.SchDoc

XADC VCC Generation

XADC VREF Generation



These two net names don't look right..
outputs shared with other op amp?

Oops! Yes they should go to another
XADC input positive channel.

Title: **CW341 XADC**
 Approved: NO

Rev: 1

Project: **CW341**

License:

Date: 2023-03-22

Time: 1:42:27 PM







Sheet 14 of 15

Copyright © NewAE Technology Inc.

NewAE.com

File: CW341_XADC.SchDoc





See AN211622 for Length Matching Rules and PCB design considerations

Title: **CW341 HyperRAM**

Approved: NO

Rev: 1

Project: **CW341**

License:

Date: 2023-03-22

Time: 1:42:27 PM

Sheet 15 of 15

Copyright © NewAE Technology Inc.

NewAE.com

File: CW341_HyperRam.SchDoc

