

# Migration to RDMA-Core

## **Table of Contents**

Overview	7
MLNX_OFED Features Verbs and Capabilities	8
Accelerated Verbs	8
Experimental Accelerated Verbs	8
Accelerated Verbs RDMA-Core Support	8
AS Notify	9
AS Notify Experimental Verbs	9
AS Notify Experimental Capabilities	9
AS Notify RDMA-Core Support	9
Atomic Operations	9
Atomic Operations Experimental vs. RDMA-Core Verbs and Device Attributes	9
Extended Atomics	10
Atomic Response Endianness	10
Checksum Offload	11
Checksum Offload Experimental Verbs	11
Checksum Offload Experimental Capabilities	11
Checksum Offload RDMA-Core Verbs	11
Checksum Offload RDMA-Core Experimental Capabilities	11
Contiguous Pages	12
Contiguous Pages Environmental Variables	12
Contiguous Pages Experimental Verbs	12
Contiguous Pages RDMA-Core Support	12
CQE Compression	12
CQE Compression Environmental Variables	12
CQE Compression Experimental Verbs	13
CQE Compression Capabilities	13
CQE Compression RDMA-Core Verbs	13
CQE Compression RDMA-Core Capabilities	13
Relevant Man Pages	13
CQ Moderation	13
CQ Moderation Experimental Verbs	13
CQ Moderation Experimental Capabilities	13

	CQ Moderation RDMA-Core Verbs	13
	Relevant Man Pages	14
Cr	oss Channel	14
	Cross Channel Experimental Verbs	14
	Cross Channel Experimental Capabilities and Device Attributes	14
	Cross Channel RDMA-Core Support	14
De	evice Memory	15
	Device Memory Experimental Verbs	15
	Device Memory RDMA-Core Verbs	15
	Relevant Man Pages	15
	Example	15
Dy	namically Connected (DC) QPs	15
	DC QPs Experimental vs. RDMA-Core Verbs and Capabilities	16
	Relevant Man Pages	17
	Example	17
	DC RDMA Atomic	18
	Dynamically Connected On-Demand-Paging (DC ODP)	18
	Key Violations	19
Fl	ow Entropy	19
	Flow Entropy Experimental Verbs	19
	Flow Entropy Experimental Capabilities	19
	Flow Entropy RDMA-Core Support	19
Fl	ow Steering	19
	Flow Steering Experimental vs. RDMA-Core Verbs and Capabilities	20
	Relevant Man Pages	21
	Example	21
Ha	ardware Offload for Erasure Code	21
	HW Offload for Erasure Code Experimental Verbs	21
	HW Offload for Erasure Code Experimental Capabilities and Device Attributes	21
	HW Offload for Erasure Code RDMA-Core Support	21
In	line Receive	21
	Inline Receive Experimental Verbs	22
	Inline Receive Experimental Device Attributes	22
	Inline Receive RDMA-Core Verhs	22

	Inline Receive RDMA-Core Environmental Variables	22
	Relevant Man Pages	22
Me	emory Window (MW)	22
	MW Experimental vs. RDMA-Core Verbs, Variables and Capabilities	22
	Relevant Man Pages	23
Μι	ılti-Packet RQ	23
	Multi-Packet RQ Experimental vs. RDMA-Core Verbs and Capabilities	23
Nc	Operation (NOP)	24
	NOP Experimental Verbs	24
	NOP Experimental Capabilities	24
	NOP RDMA-Core Support	25
Οι	ıt-of-Order (000)	25
	OOO Experimental Verbs	25
	OOO Environmental Variables	25
	OOO Device Attributes	25
	OOO Rdma-Core Support	25
Pe	erDirect Sync	25
	PeerDirect Sync Experimental Verbs	25
	RDMA-Core Support	26
Pe	erDirect™ Async	26
	PeerDirect™ Async Experimental Verbs	26
	RDMA-Core Support	26
Ph	ysical Address Memory Allocation	26
	PA_MR Experimental Verbs	26
	PA_MR Device Capabilities	26
	PA_MR RDMA-Core Support	27
Pro	efetch Memory Region	27
	Prefetch Memory Region Experimental vs. RDMA-Core Verbs	27
	Relevant Man Page	27
	Example	27
Qι	iery GID Attributes	27
	Query GID Attributes Experimental Verbs	27
	Query GID Attributes RDMA-Core Support	27
	Example	28

Raw Ethernet		28
Raw Ethernet Experimental vs.	RDMA-Core Verbs and Capabilities	28
Relevant Man Pages		28
Registration and Re-registration of	Memory Region (MR)	28
MR Registration/Re-Registration	Experimental vs. RDMA-Core Verbs	28
Relevant Man Pages		29
Example		29
Resource Domain		29
Resource Domain Experimental	Verbs	30
Resource Domain Experimental	Capabilities	30
Resource Domain RDMA-Core Ve	rbs	30
Relevant Man Pages		30
RoCE Time-Stamping		30
RoCE Time-Stamping Experimen	tal vs. RDMA-Core Verbs and Device Attributes	30
Relevant Man Pages		31
Example		31
Shared Memory Region		32
Shared MR Experimental Verbs		32
Shared MR Experimental Capabi	ilities	32
Shared MR RDMA-Core Support		32
Tag Matching		32
Tag Matching Experimental Verb	os	32
Tag Matching Experimental Cap	abilities	32
Tag Matching RDMA-Core Support	rt	32
TCP Segmentation Offload (TSO)		33
TSO Experimental vs. RDMA-Cor	e Verbs and Capabilities	33
Relevant Man Pages		33
Tunneled Atomic		33
Tunneled Atomic Experimental \	Verbs	33
Tunneled Atomic Experimental (	Capabilities	34
Tunneled Atomic RDMA-Core Sup	pport	34
User-Mode Memory Registration (U	MR)	34
UMR Experimental Verbs		34
UMR Experimental Capabilities	and Device Attributes	34

UMR RDMA-Core Verbs	35
UMR RDMA-Core Capabilities and Device Attributes	35
Example	35
VLAN Offload (VLAN Insertion/Stripping)	36
VLAN offload Experimental vs. RDMA-Core Verbs and Capabilities	36
Relevant Man Pages	37
Additional Capabilities in MLNX_OFED	38
Applications Support in RDMA-Core	39
Rping Example	39
RTT Measurements	39

#### Overview

As a leading RDMA-based interconnect provider, Mellanox strives to bring all its software drivers and features to the Linux Upstream in order to guarantee best out-of-the box experience.

The Mellanox Linux driver development methodology is "Upstream first". Therefore, Mellanox contributes all its developed features to the RDMA subsystem before porting them to its own Linux driver, that is, MLNX\_OFED.

Each generation of the ConnectX® network adapters includes dedicated hardware that unleashes cutting-edge RDMA features, delivering compute and data intensive applications with highest performance and scalability. The RDMA subsystem verbs library is a generic API library serving all vendors and all RDMA applications.

In order to enable the usage of new cutting-edge technologies as soon as they became available, Mellanox came up with an interim solution to work around the long wait periods before these features become supported and incorporated in Linux Upstream. As such, and until a faster acceptance process for the verbs API was implemented for the RDMA subsystem, Mellanox has developed and maintained a private API with the prefix "ibv\_exp" (known as "experimental verbs"). This private API enabled Mellanox to expose early on the latest hardware offloads to its customers' applications via the Mellanox Linux driver (MLNX\_OFED).

Nowadays, the acceptance process has become faster. Therefore, the private verbs API has become redundant. Mellanox has set new APIs in Linux Upstream, which can be used to achieve most of the legacy experimental verbs' functionalities and more. Going forward, future RDMA-related features will only be available through the Upstream RDMA subsystem.

The userspace RDMA subsystem (known as RDMA-Core) library introduces the following new libmlx5 API channels:

- mlx5dv a channel for configuring hardware objects with Mellanox specific attributes.
- mlx5dv\_devx a channel for exposing raw Mellanox hardware objects, enabling the use of hardware features with minimal Kernel changes (some of the mlx5dv APIs use mlx5dv\_devx at userspace level).

Application owners who wish to use the latest RDMA-based in-network computing acceleration engines and hardware offloads are kindly asked to use the RDMA-Core APIs and avoid using the experimental verbs APIs.

Application owners currently using the experimental verbs (ibv\_exp) APIs are highly encouraged to begin porting their applications to use the RDMA-core APIs instead. The porting process is for the most part straight-forward.

#### Important Notes:

- Mellanox plans to deprecate the experimental verbs API in the near future, following an advance twelve-month notice.
- As of MLNX\_OFED v4.7:
  - No new features will be added to the experimental verbs API.
  - mlx5dv and mlx5dv\_devx APIs will become default APIs. However, the experimental verbs API will not be exposed.
  - Application owners can still choose to install the experimental verbs API and use the verbs (using a special installation flag).

For further assistance, please contact Mellanox Support.

## MLNX\_OFED Features Verbs and Capabilities

- Accelerated Verbs
- AS Notify
- Atomic Operations
- · Checksum Offload
- Contiguous Pages
- CQE Compression
- CQ Moderation
- Cross Channel
- Device Memory
- Dynamically Connected (DC) QPs
- Flow Entropy
- · Flow Steering
- Hardware Offload for Erasure Code
- Inline Receive
- Memory Window (MW)
- Multi-Packet RQ
- No Operation (NOP)
- Out-of-Order (000)
- PeerDirect Sync
- PeerDirect™ Async
- Physical Address Memory Allocation
- Prefetch Memory Region
- Query GID Attributes
- Raw Ethernet
- Registration and Re-registration of Memory Region (MR)
- Resource Domain
- RoCE Time-Stamping
- Shared Memory Region
- Tag Matching
- TCP Segmentation Offload (TSO)
- Tunneled Atomic
- User-Mode Memory Registration (UMR)
- VLAN Offload (VLAN Insertion/Stripping)

#### **Accelerated Verbs**

The accelerated verbs should be used to Post-Receive to the created WQs and to poll for completions.

#### **Experimental Accelerated Verbs**

- ibv\_exp\_query\_intf
- ibv\_exp\_release\_intf

#### Accelerated Verbs RDMA-Core Support

Accelerated verbs are replaced in RDMA-Core by the mlx5dv API in libmlx5.

## **AS Notify**

AS Notify is a low-latency hardware-based thread wakeup mechanism. Instead of actively polling a Completion Queue (CQ), the user application can arm the CQ and issue a "wait" instruction to put the user thread to sleep. The user application will be woken up by AS\_notify interrupt once a completion event takes place. Note that when AS\_notify interrupt cannot be triggered, firmware will fall back into the traditional MSI interrupt.

#### AS Notify Experimental Verbs

- ibv\_exp\_create\_cq
  - IBV\_EXP\_CQ\_AS\_NOTIFY

#### AS Notify Experimental Capabilities

IBV\_EXP\_CQ\_AS\_NOTIFY

#### AS Notify RDMA-Core Support



This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

## **Atomic Operations**

Atomic Operations execute a 64-bit operation at a specified address on a remote node. The operations atomically read, modify and write the destination address and guarantee that operations on this address by other QPs on the same CA do not occur between the Read and Write. The scope of the atomicity guarantee may optionally extend to other CPUs and HCAs.

#### Atomic Operations Experimental vs. RDMA-Core Verbs and **Device Attributes**

Exp	perimental	RDM	A-Core
	Verbs		
ibv_exp_query_devic e	exp_atomic_cap  • IBV_EXP_ATOMIC_NON E  • IBV_EXP_ATOMIC_HCA • IBV_EXP_ATOMIC_GLO B	ibv_query_device_ex	IBV_ATOMIC_NONE     IBV_ATOMIC_HCA     IBV_ATOMIC_GLOB
	pci_atomic_caps		pci_atomic_caps

ibv_exp_reg_mr		ibv_reg_mr	
	IBV_EXP_ACCESS_REMOTE_AT OMIC		IBV_ACCESS_REMOTE_ATOM IC
	Device A	Attributes	
IBV_EXP_DEVICE_ATTR	_PCI_ATOMIC_CAPS		

#### **Extended Atomics**

Extended atomic operations are a set of operations beyond those defined by the IB Spec. Atomicity guarantees, Atomic Ack generation, ordering rules and error behavior for this set of extended atomic operations is the same as that for IB standard Atomic operations.

#### **Extended Atomics Experimental Verbs**

- lbv\_exp\_post\_send
  - IBV\_EXP\_WR\_EXT\_MASKED\_ATOMIC\_CMP\_AND\_SWP
  - IBV\_EXP\_WR\_EXT\_MASKED\_ATOMIC\_FETCH\_AND\_ADD
  - IBV EXP SEND EXT ATOMIC INLINE
  - ext\_op.masked\_atomics
- ibv\_exp\_create\_qp
  - max\_atomic\_arg
- ibv\_exp\_poll\_cq
  - IBV\_EXP\_WC\_MASKED\_COMP\_SWAP
  - IBV\_EXP\_WC\_MASKED\_FETCH\_ADD
- ibv\_exp\_query\_device
  - ext\_atom

#### Extended Atomics Experimental Capabilities and Device Attributes

- IBV\_EXP\_DEVICE\_EXT\_ATOMICS
- IBV\_EXP\_DEVICE\_EXT\_MASKED\_ATOMICS
- IBV\_EXP\_DEVICE\_ATTR\_EXP\_CAP\_FLAGS
- IBV\_EXP\_DEVICE\_ATTR\_EXT\_ATOMIC\_ARGS
- IBV\_EXP\_DEVICE\_ATTR\_MASKED\_ATOMICS

#### **RDMA-Core Support**



This feature is currently not supported by RDMA-Core. For further information, please contact <u>Mellanox Support</u>.

#### **Atomic Response Endianness**

Atomic Operation in Connect-IB (MT27600) are fully supported on big endian (BE) machines (e.g. PPC). Their support is limited to little-endian machines (e.g. x86).

When using <code>ibv\_exp\_query\_device</code> on little-endian machines with Connect-IB, the attr.exp\_atomic\_cap is set to <code>IBV\_EXP\_ATOMIC\_HCA\_REPLY\_BE</code>, which indicates that if enabled, the atomic operation replied value is big-endian and contradicts the host endianness.

Enabling atomic operation with this endianness contradiction is by setting the IBV\_EXP\_QP\_CREATE\_QTOMIC\_BE\_REPLY flag in exp\_create\_flag in ibv\_exp\_create\_qp.

RDMA-Core libmlx5 will not verify any atomic QP creation flag upon secnifn Atomic operations.

If an application swaps data between BE and host endianness over legacy library, it shall continue doing so.

For further information, please contact Mellanox Support.

#### Checksum Offload

The device supports calculation of checksum on transmitted packets and validation of received packets checksum. The adapter device offloads IPv4 checksum (L3) and TCP/UDP checksum (L4).

Checksum calculation is supported for TCP/UDP running over IPv4 and IPv6.

#### Checksum Offload Experimental Verbs

- · ibv\_exp\_post\_send
  - IBV\_EXP\_SEND\_IP\_CSUM

#### **Checksum Offload Experimental Capabilities**

- IBV\_EXP\_DEVICE\_RX\_CSUM\_TCP\_UDP\_PKT
- IBV\_EXP\_DEVICE\_RX\_CSUM\_IP\_PKT
- IBV\_EXP\_SW\_PARSING\_CSUM

#### Checksum Offload RDMA-Core Verbs

- ibv\_post\_send
  - IBV\_SEND\_IP\_CSUM
- ibv\_query\_device\_ex
  - IBV\_RAW\_PACKET\_CAP\_IP\_CSUM
- ibv\_wr\_post
  - IBV\_SEND\_IP\_CSUM

#### Checksum Offload RDMA-Core Experimental Capabilities

- IBV\_DEVICE\_UD\_IP\_CSUM
- IBV\_DEVICE\_RC\_IP\_CSUM
- IBV\_DEVICE\_RAW\_IP\_CSUM

## **Contiguous Pages**

Contiguous Pages improves performance by allocating user memory regions over physical contiguous pages. It enables a user application to ask low level drivers to allocate contiguous memory for it as part of <code>ibv\_reg\_mr</code>.

## Contiguous Pages Environmental Variables

Environmental Variables	Value
MLX_QP_ALLOC_TYPE	CONTIG, PREFER_CONTIG
MLX_CQ_ALLOC_TYPE	CONTIG, PREFER_CONTIG
MLX_MR_MAX_LOG2_CONTIG_BSIZE	_MAX_LOG2_CONTIG_BLOCK_SIZE (23)
MLX_MR_MIN_LOG2_CONTIG_BSIZE	_MIN_LOG2_CONTIG_BLOCK_SIZE (12)
HUGE_CQ	
qp_huge_key	

#### **Contiguous Pages Experimental Verbs**

- ibv\_exp\_reg\_mr
  - IBV\_EXP\_ACCESS\_ALLOCATE\_MR
- ibv\_exp\_rereg\_mr
  - IBV\_EXP\_ACCESS\_ALLOCATE\_MR

#### Contiguous Pages RDMA-Core Support

Contiguous memory in RDMA-Core is achieved using huge pages.

## **CQE** Compression

CQE compression saves PCIe bandwidth by compressing a few CQEs into a smaller amount of bytes on the PCIe.

#### **CQE Compression Environmental Variables**

• MLX5\_ENABLE\_CQE\_COMPRESSION

#### **CQE Compression Experimental Verbs**

- ibv\_exp\_create\_cq
  - IBV\_EXP\_CQ\_COMPRESSED\_CQE

## **CQE Compression Capabilities**

IBV\_EXP\_CQ\_COMPRESSED\_CQE

#### **CQE Compression RDMA-Core Verbs**

- mlx5dv\_create\_cq
  - cge\_comp\_res\_format
  - MLX5DV\_CQ\_INIT\_ATTR\_MASK\_COMPRESSED\_CQE

#### **CQE Compression RDMA-Core Capabilities**

- mlx5dv\_query\_device
  - mlx5dv\_cqe\_comp\_caps

#### Relevant Man Pages

mlx5dv\_create\_cq: <a href="https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_create\_cq">https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_create\_cq</a>.3.md

## **CQ** Moderation

CQ moderation enables the user to moderate completion events by specifying the number of completions that cause an event and the timeout in micro seconds to cause the event even if the number of completions was not reached.

#### **CQ Moderation Experimental Verbs**

- ibv\_exp\_modify\_cq
  - cq\_count
  - cq\_period

#### CQ Moderation Experimental Capabilities

IBV\_EXP\_CQ\_ATTR\_MODERATION

## **CQ** Moderation RDMA-Core Verbs

- ibv\_modify\_cq
  - ibv\_moderate\_cq

#### Relevant Man Pages

ibv\_modify\_cq: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ ibv\_modify\_cq.3

#### Cross Channel

Cross Channel is a Verbs API that enables one to define a list of communication tasks and synchronization points and post this list as a single WQE which the HCA progresses entirely. Once posted, only completion of the list is polled for by the CPU. In this way, one can create and schedule complex communication and coordination patterns among all nodes in a cluster.

#### **Cross Channel Experimental Verbs**

- ibv\_exp\_post\_task
- ibv\_exp\_create\_qp
  - IBV\_EXP\_QP\_CREATE\_CROSS\_CHANNEL
  - IBV\_EXP\_QP\_CREATE\_MANAGED\_SEND
  - IBV\_EXP\_QP\_CREATE\_MANAGED\_RECV
  - IBV\_EXP\_QP\_CREATE\_IGNORE\_SQ\_OVERFLOW
  - IBV\_EXP\_QP\_CREATE\_IGNORE\_RQ\_OVERFLOW
- lbv\_exp\_create\_cq
  - IBV\_EXP\_CQ\_CREATE\_CROSS\_CHANNEL
- lbv\_exp\_modify\_cq
  - IBV\_EXP\_CQ\_IGNORE\_OVERRUN
- lbv\_exp\_post\_send
  - union task
  - ibv\_exp\_calc\_op
  - ibv\_exp\_calc\_data\_type
  - ibv\_exp\_calc\_data\_size
  - IBV\_EXP\_WR\_SEND\_ENABLE
  - IBV\_EXP\_WR\_RECV\_ENABLE
  - IBV\_EXP\_WR\_CQE\_WAIT
- ibv\_exp\_query\_device
  - calc\_cap

#### Cross Channel Experimental Capabilities and Device Attributes

- IBV\_EXP\_DEVICE\_CROSS\_CHANNEL
- IBV\_EXP\_DEVICE\_ATTR\_CALC\_CAP

#### Cross Channel RDMA-Core Support

This feature is currently not supported by RDMA-Core.
For further information, please contact Mellanox Support.

#### **Device Memory**

Device Memory is a verbs API that allows using on-chip memory, located on the device, as a data buffer for send/receive and RDMA operations. The device memory can be mapped and accessed directly by user and kernel applications, and can be allocated in various sizes, registered as memory regions with local and remote access keys for performing the send/ receive and RDMA operations. Using the device memory to store packets for transmission can significantly reduce transmission latency compared to the host memory.

#### **Device Memory Experimental Verbs**

- ibv\_exp\_alloc\_dm
- · ibv\_exp\_memcpy\_dm
- ibv\_exp\_free\_dm
- ibv\_exp\_reg\_mr
  - ibv\_exp\_reg\_mr\_dm

## **Device Memory RDMA-Core Verbs**

- Ibv\_alloc\_dm
- · lbv\_reg\_dm\_mr
- ibv\_memcpy\_to\_dm
- ibv\_memcpy\_from\_dm
- ibv\_free\_dm

#### Relevant Man Pages

ibv\_alloc\_dm: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ ibv\_alloc\_dm.3

#### **Example**

See example in libibverbs/examples/rc\_pingpong.c

## Dynamically Connected (DC) QPs

A dynamically connected transport service is an extension to transport services that enables a higher degree of scalability while maintaining high performance for sparse traffic. Utilization of DC transport reduces the total number of QPs required system-wide, by having QPs of reliable type dynamically connect and disconnect from any remote node.



DC QP is only supported in mlx5 driver.

## DC QPs Experimental vs. RDMA-Core Verbs and Capabilities

Experimental	RDMA-Core	
Ve	erbs	
ibv_exp_create_dct	<ul> <li>mlx5dv_create_qp</li> <li>qp_type = IBV_QPT_DRIVER</li> <li>dv_init_attr.dc_init_attr.dc_type = MLX5DV_DCTYPE_DCT</li> </ul>	
dc_key	dct_access_key	
access flags	access flags	
flow_label	ah_attr.grh.flow_label	
Inline_size	Not supported by RDMA-Core	
IBV_EXP_DCT_OOO_RW_DATA_PLACEME NT	Supported through opensm	
ibv_exp_destroy_dct	ibv_destroy_qp	
ibv_exp_query_dct	ibv_query_qp	
dc_key	Not supported by RDMA-Core	
port	Port	
access_flags	access_flags	
min_rnr_timer	min_rnr_timer	
tclass	tclass	
flow_label	flow_label	
mtu	mtu	
pkey_index	pkey_index	
gid_index	gid_index	
hop_limit	hop_limit	
key_violations	Not supported by RDMA-Core	
state	Not supported by RDMA-Core	

ibv_exp_po st_send	dct_access_key, dct_number	mlx5dv_wr_post	
ibv_exp_pol l_cq	IBV_EXP_WC_DCT	mlx5dv_wr_set_dc_addr	
ibv_exp_mo dify_qp	dct_key, IBV_EXP_QP_DC_KEY	Not supported by RDMA-Core	
Capabilities and Device Attributes			
	IBV_EXP_DEVICE_DC_TRANSPORT		
	IBV_EXP_DEVICE_DC_RD_REQ, IBV_EXP_DEVICE_DC_RD_RES	No DC capabilities flags needed in RDMA-Core	
	IBV_EXP_DEVICE_DC_INFO		
	IBV_EXP_DEVICE_ATTR_MAX_DCT		
	IBV_EXP_TM_CAP_DC		

#### Relevant Man Pages

- mlx5dv\_create\_qp: https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/ man/mlx5dv\_create\_qp.3.md
- mlx5dv\_wr\_post: https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_wr\_post.3.md

## Example

```
/**DCI post send**/
struct ibv_ah_attr ah_attr;
ah_attr.dlid = rem_dest->lid;
ah_attr.port_num = ib_port;

ah = ibv_create_ah(pd, &ah_attr);
if (ah) {
    return -1;
}

ibv_wr_start(ex_qp);
ex_qp->wr_id = SEND_WRID;
ex_qp->wr_flags = IBV_SEND_SIGNALED;
ibv_wr_send(ex_qp);
mlx5dv_wr_set_dc_addr(dv_qp, ah, rem_dest->dctn, DC_KEY);
ibv_wr_set_ge(ex_qp, mr->lkey, (uint64_t)mr->addr, size);
ibv_wr_complete(ex_qp);
return 0;
```

#### DC RDMA Atomic

#### DC RDMA Atomic Experimental Verbs

- ibv\_exp\_query\_device
  - max\_dc\_req\_rd\_atom
  - max\_dc\_res\_rd\_atom

#### DC RDMA Atomic RDMA-Core Support

A

This feature is currently not supported by RDMA-Core. For further information, please contact <u>Mellanox Support</u>.

#### Dynamically Connected On-Demand-Paging (DC ODP)

#### DC ODP Experimental Query Capabilities

- ibv\_exp\_query\_device
  - dc\_odp\_caps

#### DC ODP RDMA-Core Query Capabilities

- mlx5dv\_query\_device
  - comp\_mask: MLX5DV\_CONTEXT\_MASK\_DC\_ODP\_CAPS
  - dc\_odp\_caps with enum ibv\_odp\_transport\_cap\_bits

Enabling ODP for DC is done, as in all other transports, by setting the IBV\_ACCESS\_ON\_DEMAND flag in ibv\_reg\_mr access parameter.

#### Example

```
struct mlx5dv_context attr_out = {};
attr_out.comp_mask |= MLX5DV_CONTEXT_MASK_DC_ODP_CAPS;
mlx5dv_query_device(context, &attr_out);
if (attr_out.dc_odp_caps & IBV_ODP_SUPPORT_SEND)
    printf("support DC ODP send operation");
```

#### **Key Violations**

#### **Key Violations Experimental Verbs**

- ibv\_exp\_arm\_dct
- ibv\_exp\_poll\_dc\_info

#### **Key Violations RDMA-Core Support**



This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

## Flow Entropy

#### Flow Entropy Experimental Verbs

- ibv\_exp\_modify\_qp
  - · flow\_entropy

#### Flow Entropy Experimental Capabilities

IBV\_EXP\_QP\_ATTR\_FLOW\_ENTROPY

#### Flow Entropy RDMA-Core Support



This feature is currently not supported by RDMA-Core. For further information, please contact <u>Mellanox Support</u>.

#### Flow Steering

Flow steering is a model which steers network flows based on flow specifications to specific QPs. Those flows can be either unicast or multicast network flows. In order to maintain flexibility, domains and priorities are used. Flow steering uses a methodology of flow attribute, which is a combination of L@-L4 flow specifications, a destination QP and a priority. Flow steering rules may be inserted either by using ethtool or by using InfiniBand verbs. The verbs abstraction uses a

different terminology from the flow attribute (ibv\_flow\_attr), defined by a combination of specifications (struct ibv\_flow\_spec\_\*).

# Flow Steering Experimental vs. RDMA-Core Verbs and Capabilities

Experimental Verbs		RDMA-Core	
	Ve	rbs	
ibv_exp_create_flow		ibv_create_flow	
	IBV_EXP_FLOW_ATTR_*		IBV_FLOW_ATTR
	IBV_EXP_FLOW_ATTR_FLAGS_ALLO W_LOOP_BACK		IBV_FLOW_ATTR_FLAGS_ALLOW_LOO P_BACK
	IBV_EXP_FLOW_SPEC_ETH		IBV_FLOW_SPEC_ETH
	IBV_EXP_FLOW_SPEC_IB		Not supported by RDMA-CORE
	IBV_EXP_FLOW_SPEC_IPV4		IBV_FLOW_SPEC_IPV4
	IBV_EXP_FLOW_SPEC_IPV6		IBV_FLOW_SPEC_IPV6
	IBV_EXP_FLOW_SPEC_IPV4_EXT		IBV_FLOW_SPEC_IPV4_EXT
	IBV_EXP_FLOW_SPEC_IPV6_EXT		IBV_FLOW_SPEC_IPV6
	IBV_EXP_FLOW_SPEC_TCP		IBV_EXP_FLOW_SPEC_TCP
	IBV_EXP_FLOW_SPEC_UDP		IBV_FLOW_SPEC_UDP
	IBV_EXP_FLOW_SPEC_VXLAN_TUNN EL		IBV_FLOW_SPEC_VXLAN_TUNNEL
	IBV_EXP_FLOW_SPEC_INNER		IBV_FLOW_SPEC_INNER
	IBV_EXP_FLOW_SPEC_ACTION_TAG		IBV_FLOW_SPEC_ACTION_TAG
	IBV_EXP_FLOW_SPEC_ACTION_DRO P		IBV_FLOW_SPEC_ACTION_DROP
	lbv_exp_flow_spec_*		Ibv_flow_spec_*
	lbv_exp_destroy_flow		Ibv_destroy_flow
	Capab	ilities	
IBV_EXP_DEVICE_	MANAGED_FLOW_STEERING	IBV_DEVICE_MA	NAGED_FLOW_STEERING

#### Relevant Man Pages

ibv create flow: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ ibv create flow.3

#### Example

https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_flow.3

#### Hardware Offload for Erasure Code

#### HW Offload for Erasure Code Experimental Verbs

- ibv\_exp\_alloc\_ec\_calc
- ibv\_exp\_dealloc\_ec\_calc
- ibv\_exp\_ec\_encode\_async
- ibv\_exp\_ec\_encode\_sync
- ibv\_exp\_ec\_decode\_async
- ibv\_exp\_ec\_decode\_sync
- intibv\_exp\_ec\_update\_async
- intibv\_exp\_ec\_update\_sync
- ibv\_exp\_ec\_poll
- ibv\_exp\_ec\_encode\_send

#### HW Offload for Erasure Code Experimental Capabilities and **Device Attributes**

- IBV EXP DEVICE EC OFFLOAD
- IBV\_EXP\_DEVICE\_ATTR\_EC\_CAPS
- IBV\_EXP\_DEVICE\_ATTR\_EC\_GF\_BASE

#### HW Offload for Erasure Code RDMA-Core Support



A This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

#### Inline Receive

When Inline-Receive is active, the HCA may write received data in to the receive WQE or CQE. Using Inline-Receive saves PCIe read transaction since the HCA does not need to read the scatter list, therefore it improves performance in case of short receive -messages. On poll CQ, the driver copies the received data from WQE/CQE to the user's buffers. Therefore, apart from querying Inline-Receive capability and Inline-Receive activation the feature is transparent to user application.

#### Inline Receive Experimental Verbs

- ibv\_exp\_query\_device
  - inline\_recv\_size
- ibv\_exp\_create\_qp
  - max\_inl\_recv
- ibv\_exp\_create\_dct
  - inline\_size

#### Inline Receive Experimental Device Attributes

IBV\_EXP\_DEVICE\_ATTR\_INLINE\_RECV\_SZ

#### Inline Receive RDMA-Core Verbs

- mlx5dv\_create\_qp
  - MLX5DV\_QP\_CREATE\_ALLOW\_SCATTER\_TO\_CQE

#### Inline Receive RDMA-Core Environmental Variables

MLX5\_SCATTER\_TO\_CQE

#### Relevant Man Pages

mlx5dv\_create\_qp: <a href="https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_create\_qp:3.md">https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_create\_qp:3.md</a>

#### Memory Window (MW)

Memory Window allows the application to have more flexible control over remote access to its memory. It is available only on physical functions or native machines. The two types of Memory Windows supported are: type 1 and type 2B.

Memory Window is intended for situations where the application wants to:

- Grant and revoke remote access rights to a registered region in a dynamic fashion with less of a performance penalty.
- Grant different remote access rights to different remote agents and/or grant those rights over different ranges within registered region.

# MW Experimental vs. RDMA-Core Verbs, Variables and Capabilities

Experimental Verbs	RDMA-Core
Verbs	

ibv_exp_bi nd_mw		ibv_bind_m w		
ibv_exp_po st_send	bind_mw		ibv_wr_bind_mw	
ibv_exp_re g_mr	IBV_EXP_ACCESS_MW_BIND	ibv_reg_mr	IBV_ACCESS_MW_BIND	
	Capabiliti	es and Device	e Attributes	
IBV_EXP_DEVICE_MEM_WINDOW		IBV_DEVICE_MEM_WINDOW		
IBV_EXP_DEVICE_MW_TYPE_2A		IBV_DEVICE_MEM_WINDOW_TYPE_2A		
IBV_EXP_DEVICE_MW_TYPE_2B		IBV_DEVICE_MEM_WINDOW_TYPE_2B		
		IBV_DEVICE_I	MEM_MGT_EXTENSIONS	
Envir		onmental Va	riables	
MLX5_SHUT_UP_MW			e, it is possible to not use MW feature with the d API (ibv_posr_wr)	

#### Relevant Man Pages

- ibv\_wr\_post: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_wr\_post.3.md">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_wr\_post.3.md</a>
- ibv\_bind\_mw: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_bind\_mw.3

## Multi-Packet RQ

Multi-Packet RQ is a receive queue where multiple packets are written to the same WR data buffer. The feature improves performance and reduces memory footprint.

# Multi-Packet RQ Experimental vs. RDMA-Core Verbs and Capabilities

Experimental		RDMA-Core
	V	erbs
ibv_exp_qu ery_device	supported_qps:  • IBV_EXP_MP_RQ_SUP_TYPE_SR Q_TM  • IBV_EXP_MP_RQ_SUP_TYPE_WQ _RQ	Not supported by RDMA-Core.

ibv_exp_qu	allowed_shifts:  • IBV_EXP_MP_RQ_NO_SHIFT  • IBV_EXP_MP_RQ_2BYTES_SHIFT	mlx5dv_quer	min_single_wqe_log_num_of_strides
• mp_ rq_c aps	min_single_wqe_log_num_of_strides	y_device  • mlx5 dv_st ridin	
·	max_single_wqe_log_num_of_strides	g_rq	max_single_wqe_log_num_of_strides
	min_single_stride_log_num_of_bytes	_cap s	min_single_stride_log_num_of_bytes
	max_single_stride_log_num_of_bytes		max_single_stride_log_num_of_bytes
ibv_exp_cre ate_wq	mp_rq	mlx5dv_crea te_wq	<ul><li>striding_rq_attrs</li><li>MLX5DV_WQ_INIT_ATTR_MASK_ST RIDING_RQ</li></ul>
ibv_exp_pol l_cq  • mp_wr • exp_wc_flags • IBV_EXP_WC_MP_WR_M ORE_IN_MSG • IBV_EXP_WC_MP_WR_C ONSUMED • IBV_EXP_WC_RECV_NOP		Not supported	d by RDMA-Core.
	Capabilities and	Device Attri	ibutes
IBV_EXP_DEV	IBV_EXP_DEVICE_ATTR_MP_RQ		
IBV_EXP_MP_RQ_SUP_TYPE_SRQ_TM		Not supported	d by RDMA-Core.

## No Operation (NOP)

NOP feature is used for cache optimization.

## **NOP Experimental Verbs**

- ibv\_exp\_post\_send
  - IBV\_EXP\_WR\_NOP

## **NOP Experimental Capabilities**

IBV\_EXP\_DEVICE\_NOP

#### **NOP RDMA-Core Support**

⚠ This feature is currently not supported by RDMA-Core. For further support, please contact Mellanox Support.

#### Out-of-Order (OOO)

In certain fabric configurations, InfiniBand packets for a given QP may take up different paths in a network from source to destination. This results into packets being received in an out-of-order manner. These packets can now be handled instead of being dropped, in order to avoid retransmission. Data will be placed into host memory in an out-of-order manner when out of order messages are received.

#### **000 Experimental Verbs**

- ibv\_exp\_create\_dct
  - IBV\_EXP\_DCT\_OOO\_RW\_DATA\_PLACEMENT

#### 000 Environmental Variables

MLX5\_RELAXED\_PACKET\_ORDERING\_ON

#### 000 Device Attributes

IBV\_EXP\_DEVICE\_ATTR\_OOO\_CAPS

#### **OOO Rdma-Core Support**

000 feature is enabled by default in RDMA-Core.

## PeerDirect Sync

PeerDirect sync allows for attaching context to a peer client. The verb receives an attribute in addition to the ibv device, then it calls the original open device to create a context.

#### PeerDirect Sync Experimental Verbs

- ibv\_exp\_open\_device
  - peer\_info

#### **RDMA-Core Support**



This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

## PeerDirect™ Async

Mellanox PeerDirect Async sub-system gives peerDirect hardware devices, such as GPU cards, dedicated AS accelerators, and so on, the ability to take control over HCA in critical path offloading CPU. To achieve this, there is a set of verb calls and structures providing application with abstract description of operation sequences intended to be executed by peer device.

#### PeerDirect™ Async Experimental Verbs

- ibv\_exp\_create\_cq
  - ibv\_exp\_peer\_direct\_attr
- ibv\_exp\_create\_qp
  - ibv\_exp\_peer\_direct\_attr
- ibv\_exp\_peer\_commit\_qp
- ibv\_exp\_rollback\_qp
- ibv\_exp\_peer\_peek\_cq
- ibv\_exp\_peer\_abort\_peek\_cq
- Any verb in the header file peer\_ops.h

#### **RDMA-Core Support**



This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

### Physical Address Memory Allocation

Physical address memory region (PA\_MR) allows for managing physical memory used for posting Send and Receive requests. This can benefit the performance of applications that register large memory regions with random access.

#### PA\_MR Experimental Verbs

- lbv\_exp\_reg\_mr
  - IBV\_EXP\_ACCESS\_PHYSICAL\_ADDR

#### PA\_MR Device Capabilities

• IBV\_EXP\_DEVICE\_PHYSICAL\_RANGE\_MR

#### PA\_MR RDMA-Core Support

⚠ This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

## **Prefetch Memory Region**

Prefetch Memory Region (MR) enables prefetch pages of an On-Demand Paging (ODP) memory region.

#### Prefetch Memory Region Experimental vs. RDMA-Core Verbs

Experimental Verbs	RDMA-Core Verbs
ibv_exp_prefetch_mr	ibv_advise_mr
IBV_EXP_PREFETCH_WRITE_ACCESS	<ul><li>IBV_ADVISE_MR_ADVICE_PREFETCH</li><li>IBV_ADVISE_MR_ADVICE_PREFETCH_WRITE</li></ul>

#### Relevant Man Page

ibv\_advise\_mr: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ ibv\_advise\_mr.3.md

#### Example

See example in libibverbs/examples/rc\_pingpong.c

#### **Query GID Attributes**

Query GID attributes, such as GID type.

#### Query GID Attributes Experimental Verbs

• ibv\_exp\_query\_gid\_attr

#### Query GID Attributes RDMA-Core Support

GID type can be extracted from the ibsysfs.

#### **Example**

Review ibv\_query\_gid\_type, ibv\_read\_sysfs\_file from rdma-core: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/verbs.c

#### Raw Ethernet

Raw Ethernet programming enables writing an application that bypasses the kernel stack. To achieve this, packet headers and offload options need to be provided by the application.

# Raw Ethernet Experimental vs. RDMA-Core Verbs and Capabilities

Experimental		RDMA-Core	
	Verbs		
ibv_exp_creat e_qp		ibv_create_qp / ibv_create_qp_ex	
	IBV_QPT_RAW_ETH		IBV_QPT_RAW_PACKET
	Capabilities		
	IBV_EXP_DEVICE_WQ_DEL AY_DROP		IBV_RAW_PACKET_CAP_DELAY_DRO P

#### Relevant Man Pages

 $ibv\_create\_qp\_ex: \\ \underline{https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_qp\_ex.} \\ \underline{abv\_create\_qp\_ex.} \\ \underline{$ 

### Registration and Re-registration of Memory Region (MR)

Re-registration MR allows the user to change attributes of the memory region. The user may change the PD, access flag or the address and length of the memory region.

# MR Registration/Re-Registration Experimental vs. RDMA-Core Verbs

Experimental Verbs		RDMA-Core Verbs	
ibv_exp_r eg_mr		ibv_reg_mr	

E	xperimental Verbs		RDMA-Core Verbs
	IBV_EXP_ACCESS_*		IBV_ACCESS_*
	IBV_EXP_ACCESS_ALLOCATE_ MR		Please refer to the <u>Contiguous Pages</u> section
	IBV_EXP_ACCESS_SHARED_M R_* IBV_EXP_ACCESS_NO_RDMA		Shared MR functionality is deprecated in OFED and not supported in RDMA-Core.
	IBV_EXP_ACCESS_RELAXED		ODP relaxed Replaced with implicit ODP
	IBV_EXP_ACCESS_PHYSICAL_ ADDR		Please refer to the <u>Physical Address Memory Allocation</u> section.
	IBV_EXP_ACCESS_TUNNELED_ ATOMIC		Not supported in RDMA-Core
	IBV_EXP_REG_MR_DM	ibv_reg_dm_mr	
ibv_exp_r ereg_mr		ibv_rereg_mr	
	IBV_EXP_REREG_MR_CHANGE _TRANSLATION		IBV_REREG_MR_CHANGE_TRANSLATION
	IBV_EXP_REREG_MR_CHANGE _PD		IBV_REREG_MR_CHANGE_PD
	IBV_EXP_REREG_MR_CHANGE _ACCESS		IBV_REREG_MR_CHANGE_ACCESS
	IBV_EXP_ACCESS_*		IBV_ACCESS_*

## Relevant Man Pages

- ibv\_reg\_mr: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_reg\_mr.3">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_reg\_mr.3</a>
- ibv\_rereg\_mr: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_rereg\_mr.3.md">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_rereg\_mr.3.md</a>

## Example

See example in libibverbs/examples/rc\_pingpong.c

#### Resource Domain

Resource domain is a verb object that may be associated with a QP and CQ objects upon creation to enhance data-path performance.

#### Resource Domain Experimental Verbs

- lbv\_exp\_create\_res\_domain
- lbv\_exp\_destroy\_res\_domain
- lbv\_exp\_create\_qp
  - ibv\_exp\_res\_domain
- ibv\_exp\_query\_device
  - max\_ctx\_res\_domain
- ibv\_exp\_create\_cq
  - ibv\_exp\_res\_domain
- ibv\_exp\_create\_wq
  - · ibv\_exp\_res\_domain

#### Resource Domain Experimental Capabilities

• IBV\_EXP\_DEVICE\_ATTR\_MAX\_CTX\_RES\_DOMAIN

#### Resource Domain RDMA-Core Verbs

- ibv\_alloc\_td
- ibv\_alloc\_parent\_domain
- ibv\_dealloc\_pd

#### Relevant Man Pages

- ibv\_alloc\_parent\_domain: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_alloc\_parent\_domain.3l">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_alloc\_parent\_domain.3l</a>
- ibv\_alloc\_td: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_alloc\_td.3

#### **RoCE Time-Stamping**

RoCE Time-Stamping allows you to stamp packets when they are sent to the wire or when they are received from the wire. The time stamp is given in raw hardware cycles, but can easily be converted into hardware-referenced nanoseconds-based-time. Additionally, it enables you to query the hardware for the hardware time, thus stamp other application's event and compare time.

# RoCE Time-Stamping Experimental vs. RDMA-Core Verbs and Device Attributes

	Experimental		RDMA-Core
	Verbs		
ibv_exp_que ibv_query_rt ry_values values_ex			

	IBV_WXP_VALUES_HW_CLOCK _NS		ibv_query_rt_values_ex
	IBV_EXP_VALUES_HW_CLOCK	ibv_query_rt _values_ex	IBV_VALUES_MASK_RAW_CLOCK
	IBV_EXP_VALUES_CLOCK_INF O	mlx5dv_get_c lock_info	
Ibv_exp_cqe _ts_to_ns		mlx5dv_ts_to _ns	
lbv_exp_cre ate_cq		ibv_create_c q_ex	
	IBV_EXP_CQ_TIMESTAMP		IBV_WC_EX_WITH_COMPLETION_TIMESTAM
	IBV_EXP_CQ_TIMESTAMP_TO_ SYS_TIME		IBV_WC_EX_WITH_COMPLETION_TIMESTAMP_WA LLCLOCK
Ibv_exp_poll _cq		ibv_start_poll	
	<ul><li>Timestamp</li><li>IBV_EXP_WC_WITH_TI MESTAMP</li></ul>		<ul><li>ibv_wc_read_completion_ts</li><li>ibv_wc_read_completion_wallclock_ns</li></ul>
lbv_exp_que ry_device		ibv_query_de vice_ex	
	timestamp_mask		completion_timestamp_mask
	hca_core_clock		hca_core_clock
Device Attributes			
IBV_EXP_DEVICE_ATTR_WITH_TIMESTAMP_M ASK			
IBV_EXP_DEVICE_ATTR_WITH_HCA_CORE_CLOC		Device attributes are not needed in RDMA-Core.	

## Relevant Man Pages

- ibv\_query\_rt\_values\_ex: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_query\_rt\_values\_ex.3">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_query\_rt\_values\_ex.3</a>
- mlx5dv\_get\_clock\_info: <a href="https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_get\_clock\_info.3">https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_get\_clock\_info.3</a>
- mlx5dv\_ts\_to\_ns: https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/ man/mlx5dv\_ts\_to\_ns.3
- ibv\_create\_cq\_ex: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_cq\_ex.3">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_cq\_ex.3</a>

## Example

See example in libibverbs/examples/rc\_pingpong.c

## **Shared Memory Region**

This feature helps share a memory region (MR) between processes.

#### Shared MR Experimental Verbs

- ibv\_exp\_reg\_shared\_mr
- ibv\_exp\_reg\_mr
  - IBV\_EXP\_ACCESS\_SHARED\_MR\_\*
  - IBV EXP ACCESS NO RDMA

#### Shared MR Experimental Capabilities

• IBV\_EXP\_DEVICE\_SHARED\_MR

#### Shared MR RDMA-Core Support

A

This feature is deprecated in MLNX\_OFED driver and is not supported in RDMA-Core.

#### Tag Matching

Tag Matching and Rendezvous Offload is a technology employed by Mellanox to offload the processing of MPI messages from the host machine onto the network card. Employing this technology enables a zero copy of MPI messages, i.e. messages are scattered directly to the user's buffer without intermediate buffering and copies. It also provides a complete rendezvous progress by Mellanox devices. Such overlap capability enables the CPU to perform the application's computational tasks while the remote data is gathered by the adapter.

#### Tag Matching Experimental Verbs

ibv\_exp\_create\_dct

- IB\_EXP\_SRQT\_TAG\_MATCHING
- MLX5\_DCTC\_OFFLOAD\_TYPE\_RNDV

#### Tag Matching Experimental Capabilities

- IBV\_EXP\_DEVICE\_ATTR\_TM\_CAPS
- IBV\_EXP\_TM\_CAP\_DC

## Tag Matching RDMA-Core Support



This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

## TCP Segmentation Offload (TSO)

TCP Segmentation Offload (TSO) enables the adapter cards to accept a large amount of data with a size greater than the MTU size. The TSO engine splits the data into separate packets and inserts the user-specified L2/L3/L4 headers automatically per packet. With the usage of TSO, CPU is offloaded from dealing with a large throughput of data.

#### TSO Experimental vs. RDMA-Core Verbs and Capabilities

Experimental Verbs		RDMA-Core	
	Verbs		
ibv_exp_crea ibv_create_qp_ ex			
-	max_tso_header		max_tso_header
ibv_exp_quer y_device		ibv_query_devic e_ex	
	tso_caps		tso_caps
ibv_exp_post _send	tso	<ul><li>ibv_post _send</li><li>ibv_wr_s end_tso</li></ul>	tso
Capabilities and Device Attributes			
IBV_EXP_DEVI	IBV_EXP_DEVICE_ATTR_TSO_CAPS		

## Relevant Man Pages

- ibv\_create\_qp\_ex: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_qp\_ex.3">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_qp\_ex.3</a>
- ibv\_query\_device\_ex: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_query\_device\_ex.3">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_query\_device\_ex.3</a>

#### **Tunneled Atomic**

Tunneled Atomic updates RDMA Write Operations so that when an RDMA Write operation is issued, the payload indicates which atomic operation to perform, instead of being written to the memory region (MR).

#### **Tunneled Atomic Experimental Verbs**

- ibv\_exp\_reg\_mr
  - IBV\_EXP\_ACCESS\_TUNNELED\_ATOMIC
- ibv\_exp\_query\_device

• tunneled\_atomic\_caps

#### **Tunneled Atomic Experimental Capabilities**

IBV\_EXP\_DEVICE\_ATTR\_TUNNELED\_ATOMIC

#### Tunneled Atomic RDMA-Core Support



This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

#### User-Mode Memory Registration (UMR)

UMR is a fast registration mode which uses Send queues. This feature enables the usage of RDMA operations and scatters data through appropriate memory keys on the remote side.

#### **UMR** Experimental Verbs

The following UMR and Non-Inline UMR experimental verbs are no longer the default verbs used for configuration of neither feature.

#### **UMR Verbs:**

- lbv\_exp\_create\_qp
  - exp\_create\_flags: IBV\_EXP\_QP\_CREATE\_UMR
  - max\_inl\_send\_klms
- ibv\_exp\_query\_device
  - umr\_cap
  - · umr\_fixed\_size\_caps
- ibv\_exp\_post\_send
  - exp\_opcode: IBV\_EXP\_WR\_UMR\_FILL, IBV\_EXP\_WR\_UMR\_INVALIDATE
  - ext\_op: umr (umr type, memory\_objects, exp\_access, modified\_mr, base\_addr, num\_mrs, mem\_reg\_list, mem\_repeat\_block\_list, repeat\_count, stride\_dim)
- ibv\_exp\_poll\_cq
  - exp\_opcode: IBV\_EXP\_WC\_UMR
- ibv\_exp\_create\_mr
- ibv\_exp\_query\_mkey

#### Non-Inline UMR Verbs:

- environmental variable: MLX\*\_POST\_SEND\_PREFER\_BF
- ibv\_exp\_dealloc\_mkey\_list\_memory
- ibv\_exp\_alloc\_mkey\_list\_memory

#### **UMR Experimental Capabilities and Device Attributes**

- IBV\_EXP\_DEVICE\_UMR, IBV\_EXP\_DEVICE\_UMR\_FIXED\_SIZE, IBV\_EXP\_DEVICE\_MR\_ALLOCATE
- IBV\_EXP\_DEVICE\_ATTR\_UMR , IBV\_EXP\_DEVICE\_ATTR\_UMR\_FIXED\_SIZE\_CAPS

#### **UMR RDMA-Core Verbs**

#### **UMR Verbs:**

- lbv\_create\_qp\_ex
  - send\_ops\_flags: IBV\_QP\_EX\_WITH\_BIND\_MW, IBV\_QP\_EX\_WITH\_LOCAL\_INV
- mlx5dv\_create\_qp
  - send\_ops\_flags: MLX5DV\_QP\_EX\_WITH\_MR\_INTERLEAVED, MLX5DV\_QP\_EX\_WITH\_MR\_LIST
- mlx5dv\_wr\_post
  - mlx5dv\_wr\_mr\_interleaved
  - mlx5dv\_wr\_mr\_list
- mlx5dv\_wc\_opcode
  - MLX5DV\_WC\_UMR

#### Non-Inline UMR Verbs:



This feature is currently not supported by RDMA-Core. For further information, please contact Mellanox Support.

#### **UMR RDMA-Core Capabilities and Device Attributes**

No UMR capabilities flags are needed in RDMA-Core.

## Relevant Man Pages

- mlx5dv\_create\_qp: <a href="https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_create\_cq.3.md">https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_create\_cq.3.md</a>
- mlx5dv\_wr\_post: <a href="https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_wr\_post.3.md">https://github.com/linux-rdma/rdma-core/blob/master/providers/mlx5/man/mlx5dv\_wr\_post.3.md</a>

#### Example

## VLAN Offload (VLAN Insertion/Stripping)

The device offloads VLAN insertion and stripping for raw Ethernet frames.

VLAN insertion is performed by the driver, inlining the VLAN tag into the Ethernet frame headers in the WQE Eth Segment.

VLAN Stripping is configured in RQ through the VLAN Stripping Disable (vsd) bit. When configured to perform VLAN Stripping, the device removes the VLAN tag from the incoming frames and reports it in the CQE fields.

# VLAN offload Experimental vs. RDMA-Core Verbs and Capabilities

	Experimental		RDMA-Core
	Verl	bs	
ibv_exp_query_ qp	wq_vlan_offloads_cap		Check caps through ibv_query_device_ex
ibv_exp_create_ wq		ibv_create_wq	
	vlan_offloads  • IBV_EXP_RECEIVE_WQ_CVLAN _STRIP  • IBV_EXP_RECEIVE_WQ_CVLAN _INSERTION		IBV_WQ_FLAGS_CVLAN_STRI PPING     VLAN insertion not supported by Rdma core
ibv_exp_modify _wq	vlan_offloads	ibv_modify_wq	flags IBV_WQ_FLAGS_CVLAN_STRIPPING
Capabilities and Device Attributes			
	IBV_EXP_DEVICE_ATTR_VLAN_OFFLO ADS		IBV_RAW_PACKET_CAP_CVLAN_STRI PPING

## Relevant Man Pages

- ibv\_create\_wq: <a href="https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_wq.3">https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_create\_wq.3</a>
- ibv\_modify\_wq: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_modify\_wq.3
- ibv\_query\_device\_ex: https://github.com/linux-rdma/rdma-core/blob/master/libibverbs/man/ibv\_query\_device\_ex.3

# Additional Capabilities in MLNX\_OFED

The following table lists additional experimental and RDMA-Core capabilities in MLNX\_OFED.

Experimental	RDMA-Core
IBV_EXP_DEVICE_CAPI	NOT supported by RDMA-Core
IBV_EXP_DEVICE_VXLAN_SUPPORT	NOT supported by RDMA-Core
IBV_EXP_DEVICE_ATTR_PACKET_PACING_CAPS	ibv_packet_pacing_caps, ibv_modify_qp_rate_limit
IBV_EXP_DEVICE_ATTR_TUNNEL_OFFLOADS_CAPS	MLX5DV_CONTEXT_MASK_TUNNEL_OFFLOADS
IBV_EXP_DEVICE_ATTR_PCI_ATOMIC_CAPS	NOT supported by RDMA-Core
IBV_EXP_DEVICE_ATTR_RX_PAD_END_ALIGN	IBV_DEVICE_PCI_WRITE_END_PADDING

## Applications Support in RDMA-Core

• Rping Example

## **Rping Example**

#### **RTT** Measurements

RTT measurements functionality in examples/rping.c is not supported by RDMA-Core. The functionality remains in the experimental rping.c example in the legacy mode using rping -m.

For further information, please contact Mellanox Support.

#### Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. Neither NVIDIA Corporation nor any of its direct or indirect subsidiaries and affiliates (collectively: "NVIDIA") make any representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

#### **Trademarks**

NVIDIA, the NVIDIA logo, and Mellanox are trademarks and/or registered trademarks of NVIDIA Corporation and/or Mellanox Technologies Ltd. in the U.S. and in other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### Copyright

© 2022 NVIDIA Corporation & affiliates. All Rights Reserved.

