

FPGA Configuration Subsystem


On-board FPGA bitstream loader

powered by:



We make open
software-defined-radio!

block diagram:



How it works?

- Device waits for user action
- User can communicate with STM32 using USB-CDC or UART
- User can select a bitstream (by UART, USB command, or button)
- When user starts bitstream flow (by UART, USB command, or button) - data is sent to FPGA
- User can write a new bitstream(s) to SPI Flash using an USB or UART, with a special PC application which interacts with STM32 on-chip firmware
- User also can send/receive an arbitrary data in USART to/from FPGA (only when bitstream was loaded)