# ECSE 682 – F17 PROJECT REPORT

NGHIA DOAN

ID: 260-766-103

nghia.doan@mail.mcgill.ca

### I. Training Neural Networks

The CIFAR-10 CNNs derived by OPAL are trained using 400 epochs with a batch size of 400 and the optimization algorithm is ADAM. OPAL uses Keras with Tensorflow backend, which is a very powerful python library for deep learning, however, with a typical CNN design space configuration (filter size: 3×3, number of filters: {16,32,64}, number of convolutional layers: {3,4,5}, max pooling filter size: {1×1, 2×2}), the pareto optimal results given by OPAL still do not satisfy the accuracy requirement. The best CNN designs generated by OPAL are shown in Table 1, and the network configuration with index 3 is chosen for the hardware implementation.

Conf.	Conv. Filter	Con. Pooling	Conv. Strides	Error rate	Est. HW. Cost
1	[32, 16, 32]	[2, 2, 2]	[1, 1, 2]	0.296960783355	5653.29
2	[32, 32, 16]	[2, 2, 2]	[1, 1, 2]	0.302745098577	3751.13
3	[16, 16, 16]	[2, 2, 2]	[1, 1, 1]	0.30500000014	2982.06
4	[64, 32, 32]	[2, 2, 2]	[2, 1, 2]	0.309803910115	2568.16
5	[32, 16, 32]	[2, 1, 2]	[2, 2, 2]	0.313823529903	1899.77
6	[16, 16, 16]	[2, 2, 2]	[1, 1, 1]	0.349705902969	1273.26
7	[16, 16, 16]	[2, 2, 2]	[1, 2, 1]	0.412941185867	1223.49

Table 1. Pareto optimal results given by OPAL for CIFAR-10 dataset

The network parameters compressed in the /ParseWeight/nghia\_CNN.npz file can be extracted to mat files by running the /ParseWeight/ParseWeight/ParseWeight/ParseWeight.m script.

#### II. Fixed-point Model

The fixed-point model uses Q3.4 format to approximate all real-valued numbers, i.e. input feature maps, weight/bias values, and output feature maps. Note that the fixed-point model only simulates the computations happened in the convolutional and max pooling layers (included Relu), the final fully connected neural network and its followed activation layer are not considered. The fixed-point model can be evaluated by executing the Fixed-pointModel/Source/FixedPointConv.cpp script. The quantized output values before applying max pooling with Relu are written to the /HWImplementation/Bin folder, which then are used by the hardware model for asserting its computation correctness. In addition, the quantized values of input feature maps, and weight/bias values are also stored in the same folder as required inputs for the hardware implementation.

# III. Hardware implementation

### A. Architecture design

The computation of a convolutional layer with 4 input feature maps and 4 output filters is depicted in Fig. 1. This example is also used to explain the chosen hardware architecture. Note that the hardware implementation of this project is made flexible, which can compute any combinations of shapes and sizes of the input feature maps and the filters. Different configurations of the hardware design will be examined in part B for the competition.

As seen from Fig. 1, for each output of the output feature maps, the convolutional computation is as follow:

$$O(i,j,k) = B(i,j,k) + \left\{ \sum_{l=0}^{C_{in}-1} \left[ \sum_{m=0}^{H_f-1} \sum_{n=0}^{W_f-1} I(i,S_h j + m, S_w k + n) F(m,n) \right] \right\}$$
 (1)

Where  $0 \le i < C_{out}$ ,  $0 \le j < H_{out}$ , and  $0 \le k < W_{out}$ ,  $S_h$  and  $S_w$  are the size of the filter kernels in vertical and horizontal directions respectively. The computation inside the brackets "[]" is denoted as the 2-D convolution, whereas the computation inside the braces "{}" is denoted as the 3-D convolution.

# 1. Systolic array derivation

As any single output of the output feature maps can be computed by Eq. (1), we can rewrite it as follow when consider one output element only, i.e. by dropping the indices of 0.

$$0 = B + \sum_{i=0}^{C_{in}W_f H_f - 1} I(i)F(i)$$
 (2)




Figure 1. Convolutional layer computation (modified from the project question file)

Where *i* indicates the paired index between the input activation and the corresponding filter element in the convolution. Let us define  $n = C_{in}W_fH_f$ , Eq. (2) can be expressed as follow:

$$O = B + \sum_{i=0}^{n-1} I(i)F(i)$$
 (3)

$$O = \sum_{i=0}^{n} I(i)F(i) \tag{4}$$

Where I(n) = B, and F(n) = 1. One can notice that all required values of I(i) and F(i) are all independent and already available, theoretically Eq. (4) can be executed in one clock cycle. However, to derive a systolic array architecture [1], the data dependency needs to be determined as all PEs in the systolic array must "rhythmically" compute and transfer data to their neighbour PEs. Given a specific hardware implementation, assuming that a portion of m inputs of Eq. (4),  $s.t.1 \le m \le n$ , can be computed in one clock cycle, Eq. (4) can be rewritten as:

$$O = \sum_{t=0}^{\left[\frac{n}{m}\right]-1} \sum_{i=0}^{m-1} I(tm+i)F(tm+i)$$
 (5)

$$O = \sum_{t=0}^{\left[\frac{n}{m}\right]-1} G(I_m(t), F_m(t))$$
(6)

$$O(t) = O(t-1) + G(I_m(t), F_m(t))$$
 s.t.  $0 \le t \le \left[\frac{n}{m}\right] - 1$  (7)

Where  $I_m(t)$  and  $F_m(t)$  indicates m inputs needed for a PE at time t, which performs  $G(I_m(t), F_m(t)) = \sum_{i=0}^{m-1} I(tm+i)F(tm+i)$ . Eq. (7) assumes a data dependency between the current output value O(t) and its previous value O(t-1), with O(-1) = 0. The corresponding Dependence Graph [1] of Eq. (7) is illustrated in Fig. 2. A set of mapping vectors is selected as follow, the projection vector d = (1,1), the processor space vector p = (-1,1), and the scheduling vector s = (0,1). Notice that all nodes G(i,j) always satisfy i = j, hence any node G(i,j) is mapped to a processor (PE) with the index:  $p^TG = -i + j = 0$ , which means only 1 processor (PE) is needed. The mapping conditions  $p^Td = 0$  and  $s^Td \neq 0$  are also satisfied. The edge mapping results are given in Table 2 and the




Fig. 2. The data dependence graph of Eq. (7)

systolic array implementation of Eq. (7) with the mapping results obtained from Table 2 is depicted in Fig. 3. It is worth mentioning that the systolic array architecture has only 1 PE performing the multiplications and accumulations, which is also known as the MAC unit.

Edge name	Edge direction $(p^T e)$	Num. Of Delays $(s^T e)$		
Input feature map $I(1,0)$	-1	1		
Filter map $F(0,1)$	1	1		
Output F(0.1)	0	1		

Table 2. Systolic array mapping results

It is possible to use 1 MAC unit to perform the convolutional computation, doing so requires  $\left\lceil \frac{n}{m} \right\rceil$  clock cycles for one output. However, to minimize the computation time, m needs to be increased, which means 2m number of inputs are fed into the MAC unit at the same time and the MAC unit must be able to process m multiplications and m additions within 1 clock cycle, which is impossible for large m. Because of this reason, instead the architecture in this project uses p parallel MACs to compute p different functions  $G(I_m(t), F_m(t))$ , each G function is completed in m clock cycles, then the partial sum is accumulated to calculate the final output G in  $\left\lceil \frac{n}{pm} \right\rceil$  clock cycles, where  $m = W_f H_f$  and p can be determined based on the input channel size. The number of clock cycles needed to compute one output element given the proposed approach is:  $T_{proposed} = \left\lceil \frac{n}{pm} \right\rceil (m+1)$ .

The proposed design is faster than the systolic array approach when n and m are given if:




Fig. 3. The derived systolic array architecture




Fig. 4. The hardware architecture of the project

$$T_{proposed} = \left\lceil \frac{n}{pm} \right\rceil (m+1) < T_{sys.Array} = \left\lceil \frac{n}{m} \right\rceil$$
 (8)

As  $\left[\frac{n}{pm}\right](m+1) < \left(\frac{n}{pm}+1\right)(m+1)$  and  $\left[\frac{n}{m}\right] > \frac{n}{m}$ , if p is a solution of Eq. (9) then p is also a solution of Eq. (8).

$$\left(\frac{n}{pm} + 1\right)(m+1) < \frac{n}{m} \tag{9}$$

$$\left(\frac{n}{n}+1\right)(m+1) < \frac{n}{m}$$

$$\frac{n(m+1)}{n-m(m+1)} 
$$(10)$$$$

It is clear that designing p MAC units that performs m multiplications and m additions in m clock cycles is more practically than designing 1 MAC unit that performs the same amount of computation in 1 clock cycle. In addition, with p satisfies Eq. (10) the proposed approach is also faster than the systolic array approach.

# Hardware architecture

For the purpose of illustration, Fig. 4 shows the architecture that implements the convolutional computation in Fig. 1. As the design exploits the parallelism existing in each input channel, which means each MAC unit oversees the 2D convolution in some specific input channels. It leads to a data partitioning requirement for the filter and input values such that each coupled I-BRAM-i and F-BRAM-i store the input values and filter values for only one input channel, respectively, and hence they are depicted with the same texture. In addition, the filter blocks that have the same color indicating that they are in the same output channel. Given the 4 input channels and only 2 MACs, for each output channel, the applied scheduling is that the first and second input channels are concurrently convolved with their corresponding filters in MAC 0 and MAC 1, respectively, their outputs are then accumulated and stored in the PSUM registers. At the second iteration, the third and fourth input channels are computed in MAC 0 and MAC 1, respectively, and their outputs are also accumulated to PSUM registers. Once all convolutional computation of all input channels is done, the PSUM reads the bias values stored in the output BRAM (O-BRAM) and accumulates it to the partial sum. The output of the PSUM unit is then truncated before writing back to O-BRAM. The same approach is sequentially applied for all other output channels. All MAC units and BRAMs are scheduled and their data flow is driven by an FSM, which acts like the main Controller of the design. It should be noted that thanks to the presence of MUX components, no redundant data needs to be duplicated. However, in the real implementation, all filter values, i.e. all output channels and input channels, are stored in a BRAM that connects to one MAC unit. This causes a data duplication of the filter values when more than one MAC unit are used.

Fig. 5 shows a complete computation required for the first output in the second layer, which has 16 input channels with the filter kernel is equal 3×3, where only 4 MAC units are made use of. Obviously, the computation requires 4 iterations, in each iteration the partial sum of the convolution between 4 input channels and their corresponding filters are concurrently executed. The first iteration happens from Cursor 1 at 140000ps to Cursor 2 at 240000ps, which is 10 clock cycles, one clock cycle is needed for the state transition from convolutional computation to partial sum update. Once the first partial sum update is finished, Cursor 3 at 290000ps, all MAC unit are reset and start the next iteration of the convolution again. After the last iteration, Cursor 8 at 920000ps, the current value of the partial sum is: psum = (0 - 3 + 0 + 3 + 0) + (-2 - 7 + 0 + 9) + (-21 + 0 + 0 + 0) + (0 - 37 + 5 + 1) = -52, the bias value is then added up to the psum = -52 - 2 = -54. This value is then stored to the same O-BRAM address where the corresponding bias value is read from at Cursor 10 at 970000ps, finishing a complete computation for one output feature map element.

Fig. 6,7 and 8 show the experimental results of the same configuration applied for all 3 convolution layers. Note that the output values of the fixpoint model and that of the hardware implementation are completely identical, which are check by an assert function in the testbench module. The VHDL codes of the hardware implementation can be found in the folder named HWImplementation. To evaluate the hardware implementation, include all VHDL files into a MODELSIM project then simulate the HWImplementation/controller\_tb.vhd file. Please make sure that the layer configurations in the HWImplementation/controller.vhd file is matched with that of the testbench module for a correct output assertion.




Fig. 5. Convolutional computation for one output feature map element with 4 MAC units, 16 input channels and 3×3 filter kernel




Fig. 6. Output comparison of the fixed-point model and hardware implementation of Conv. Layer 0




Fig. 7. Output comparison of the fixed-point model and hardware implementation of Conv. Layer 1




Fig. 8. Output comparison of the fixed-point model and hardware implementation of Conv. Layer 2

#### B. Performance and utilization comparison of different designs

Table 3. Performance and hardware utilization of various designs at the first convolution layer

Conf.	H <sub>out</sub> (W <sub>out</sub> )	Cout	Num. MAC	Block memory (bits)	Mem. Accesses (MBytes)	Latency (clock cycles)	Logic utilization (ALMs, max 9430 ALMs)	Error rate	Weighted Cost
1	30	32	16	365568	201.6	806400	553	0.297	0.754
3	30	16	16	153600	100.8	403200	531	0.305	0.511
4	15	64	22	427776	100.8	403200	9231	0.310	0.75

For the competition, the CNNs with configuration indices 1,3, and 4 from Table 1 are chosen. The synthesis results given in Table 3 only consider for the first convolutional layer, as with the current network sizes of those CNNs, the first convolution layer requires the largest number of data accesses and computation among all layers. H<sub>out</sub> and C<sub>out</sub> are obtained as in [2], given the stride values, input feature map size (32×32), and filter kernel size (3×3). The error rates are rounded from the results given by OPAL. Because the implemented design only exploits parallelism at the level of input channel, the number of MAC units for all configurations are set to the largest possible number of C<sub>in</sub> in all three layers, allowing that the design can be fit into the given chip. The block memory sizes and logic utilization are obtained from Quartus. The latency is obtained by measuring the computation time between two consecutive output elements from the testbench module, i.e. the time between two consecutive rising edges of the out\_rd signal as in Fig. 6,7, and 8, then this number is multiplied by the total number of output elements in the first convolution layer. The memory accesses are calculated as  $Mem\ Accesses = C_{out}H_{out}W_{out}(2C_{in}H_fW_f+2)$  as for each output elements, the input feature map and the filter values each is read from the memory  $C_{in}H_fW_f$  times, and the bias value is read from O-BRAM once before the output is written back the O\_BRAM at the same address. The weighted cost is the average value of four substituent costs namely memory accesses, latency, logic utilization and error rate. Each substituent code is normalized with the maximum value in the same column before being accounted for the weighted cost. As a result, Configuration 3 is chosen for the competition as it has the smallest weighted cost. Please also noted that, unlike the input feature BRAMs, the memory for filter values are increased when the number of MACs are increased, therefore Configuration 4 design has the same memory accesses as that of Configuration 3 design, but more redundant memory is consumed by the filter values.

#### **REFERENCE**

- [1] Parhi, Keshab K. VLSI digital signal processing systems: design and implementation. John Wiley & Sons, 2007.
- [2] Dumoulin, Vincent, and Francesco Visin. "A guide to convolution arithmetic for deep learning." arXiv preprint arXiv:1603.07285 (2016).