

## The Case Statement

The case statement compares an expression to a series of cases and executes the statement or statement group associated with the first matching case:

- case statement supports single or multiple statements.
- Group multiple statements using begin and end keywords.

Syntax of a case statement look as shown below.

```
case ()  
< case1 > : < statement >  
< case2 > : < statement >  
.....  
default : < statement >  
endcase
```

### Example- case

```
1 module mux (a,b,c,d,sel,y);  
2 input a, b, c, d;  
3 input [1:0] sel;  
4 output y;  
5  
6 reg y;  
7  
8 always @ (a or b or c or d or sel)  
9 case (sel)  
10 0 : y = a;  
11 1 : y = b;  
12 2 : y = c;  
13 3 : y = d;  
14 default : $display("Error in SEL");  
15 endcase  
16  
17 endmodule
```

### Example- case without default

```
1 module mux_without_default (a,b,c,d,sel,y);  
2 input a, b, c, d;  
3 input [1:0] sel;  
4 output y;  
5  
6 reg y;  
7  
8 always @ (a or b or c or d or sel)  
9 case (sel)  
10 0 : y = a;  
11 1 : y = b;  
12 2 : y = c;  
13 3 : y = d;  
14 2'bxx,2'bx0,2'bx1,2'b0x,2'b1x,  
15 2'bzz,2'bz0,2'bz1,2'b0z,2'b1z : $display("Error in SEL");  
16 endcase  
17  
18 endmodule
```

The example above shows how to specify multiple case items as a single case item.

The Verilog case statement does an identity comparison (like the === operator); one can use the case statement to check for logic x and z values as shown in the example below.

#### ✦ Example- casez

```

1 module casez_example();
2 reg [3:0] opcode;
3 reg [1:0] a,b,c;
4 reg [1:0] out;
5
6 always @ (opcode or a or b or c)
7 casez(opcode)
8   4'b1zzx : begin // Don't care about lower 2:1 bit, bit 0 match with x
9       out = a;
10      $display("@%0dns 4'b1zzx is selected, opcode %b", $time, opcode);
11    end
12   4'b01?? : begin
13       out = b; // bit 1:0 is don't care
14      $display("@%0dns 4'b01?? is selected, opcode %b", $time, opcode);
15    end
16   4'b001? : begin // bit 0 is don't care
17       out = c;
18      $display("@%0dns 4'b001? is selected, opcode %b", $time, opcode);
19    end
20   default : begin
21      $display("@%0dns default is selected, opcode %b", $time, opcode);
22    end
23 endcase
24
25 // Testbench code goes here
26 always #2 a = $random;
27 always #2 b = $random;
28 always #2 c = $random;
29
30 initial begin
31   opcode = 0;
32   #2 opcode = 4'b101x;
33   #2 opcode = 4'b0101;
34   #2 opcode = 4'b0010;
35   #2 opcode = 4'b0000;
36   #2 $finish;
37 end
38
39 endmodule

```

#### ✦ Example- case with x and z

```

1 module case_xz(enable);
2 input enable;
3
4 always @ (enable)
5 case(enable)
6   1'bz : $display ("enable is floating");
7   1'bx : $display ("enable is unknown");
8   default : $display ("enable is %b", enable);
9 endcase
10
11 endmodule

```

You could download file case\_xz.v [here](#)

#### ❖ The casez and casex statement

Special versions of the case statement allow the x and z logic values to be used as "don't care":

- casez : Treats z as don't care.
- casex : Treats x and z as don't care.

## ✦ Example- casex

```
1 module casex_example();
2 reg [3:0] opcode;
3 reg [1:0] a,b,c;
4 reg [1:0] out;
5
6 always @ (opcode or a or b or c)
7 casex(opcode)
8   4'b1zzx : begin // Don't care 2:0 bits
9               out = a;
10              $display("@%0dns 4'b1zzx is selected, opcode %b", $time, opcode);
11            end
12   4'b01?? : begin // bit 1:0 is don't care
13               out = b;
14              $display("@%0dns 4'b01?? is selected, opcode %b", $time, opcode);
15            end
16   4'b001? : begin // bit 0 is don't care
17               out = c;
18              $display("@%0dns 4'b001? is selected, opcode %b", $time, opcode);
19            end
20   default : begin
21               $display("@%0dns default is selected, opcode %b", $time, opcode);
22            end
23 endcase
24
25 // Testbench code goes here
26 always #2 a = $random;
27 always #2 b = $random;
28 always #2 c = $random;
29
30 initial begin
31   opcode = 0;
32   #2 opcode = 4'b101x;
33   #2 opcode = 4'b0101;
34   #2 opcode = 4'b0010;
35   #2 opcode = 4'b0000;
36   #2 $finish;
37 end
38
39 endmodule
```

#### ✦ Example- Comparing case, casex, casez

```
1 module case_compare;
2
3 reg sel;
4
5 initial begin
6     #1 $display ("\\n   Driving 0");
7     sel = 0;
8     #1 $display ("\\n   Driving 1");
9     sel = 1;
10    #1 $display ("\\n   Driving x");
11    sel = 1'bx;
12    #1 $display ("\\n   Driving z");
13    sel = 1'bz;
14    #1 $finish;
15 end
16
17 always @ (sel)
18 case (sel)
19     1'b0 : $display("Normal : Logic 0 on sel");
20     1'b1 : $display("Normal : Logic 1 on sel");
21     1'bx : $display("Normal : Logic x on sel");
22     1'bz : $display("Normal : Logic z on sel");
23 endcase
24
25 always @ (sel)
26 casex (sel)
27     1'b0 : $display("CASEX : Logic 0 on sel");
28     1'b1 : $display("CASEX : Logic 1 on sel");
29     1'bx : $display("CASEX : Logic x on sel");
30     1'bz : $display("CASEX : Logic z on sel");
31 endcase
32
33 always @ (sel)
34 casez (sel)
35     1'b0 : $display("CASEZ : Logic 0 on sel");
36     1'b1 : $display("CASEZ : Logic 1 on sel");
37     1'bx : $display("CASEZ : Logic x on sel");
38     1'bz : $display("CASEZ : Logic z on sel");
39 endcase
40
41 endmodule
```

Case structure – the case structure has a slightly different syntax than its counterpart in C++ in that no break statement is necessary and the word switch is not used. A typical case structure might look like this:

```
case (t)
  0: y = w[0];
  1: y = w[1];
  ...
  7: y = w[n];
  default: y = x;
endcase
```

In this example each alternative in the case statement takes up only one line. Multiline blocks can be used with begin and end statements.

There are two other "flavors" of the case statement in Verilog. These are called casex and casez. The original case statement checks the alternatives for an exact match of 0, 1, x, or z. The casex statement treats both x and z as true don't cares. The casez statement treats x as a don't care but demands that the z digit have an exact match.

```
module SevSegCase (aln, sOut);
  input [3:0] aln;
  output [6:0] sOut;
  reg [6:0] sOut;
  always @ (aln)
    begin
      case (aln)
        //          abcdefg
        4'b0000:sOut = 7'b0000001; //0
        4'b0001:sOut = 7'b1001111; //1
        4'b0010:sOut = 7'b0010010; //2
        4'b0011:sOut = 7'b0000110; //3
        4'b0100:sOut = 7'b1001100; //4
        4'b0101:sOut = 7'b0100100; //5
        4'b0110:sOut = 7'b0100000; //6
        4'b0111:sOut = 7'b0001111; //7
        4'b1000:sOut = 7'b0000000; //8
        4'b1001:sOut = 7'b0001100; //9
        4'b1010:sOut = 7'b0001000; //A
        4'b1011:sOut = 7'b1000010; //B
        4'b1100:sOut = 7'b0000111; //C
        4'b1101:sOut = 7'b0000001; //D
        4'b1110:sOut = 7'b0110000; //E
        4'b1111:sOut = 7'b0000110; //F
      endcase
    end
endmodule
```