

- □ Like MUX's, another standard building block is the decoder.
- Decoder circuits
 - Used to decode encoded information.
- A binary decoder
 - \square Logic circuit with n inputs and 2^n outputs.
- Only one output is asserted (1) at a time,
 - □ Each output corresponds to 1 valuation of the inputs.
- The outputs of a decoder can be considered as "one-hot" encoded.

□ Consider

- \square 2 inputs w_0, w_1 and 4 outputs y_0, y_1, y_2, y_3
- Only 1 output asserted at a time
- □ "Binary Decoder"




w_1	w_2	y_0	y_1	y_2	y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




Graphical symbol

- □ "Binary Decoder"
 - □ Each output driven by an AND gate
 - \Box Decodes valuation of w_1 , w_2
 - "Enable" input is useful




Graphical symbol



En	w_1	w_2	y ₀	y ₁	y ₂	y_3
0	х	х	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

 \square Generic n to 2^n "Binary Decoder"




- \square A k bit binary code exactly 1 bit set at a time
 - □ Referred to a "one-hot encoded"
- □ Outputs of a binary decoder are "one-hot encoded"
- Larger decoders can be constructed using
 - Using sum-of products (as seen previously) or
 - Using groups of smaller decoders

Decoders: 3-to-8 decoder


■ Example

 \square A 3-to-8 (inputs w_{0}, w_{1}, w_{2}) decoder using two 2-to-4 decoders

 \square Use w_0, w_1 to choose $y_0 \cdots y_3$ from each 2-to-4




 \square Use w_2 to choose between the two decoders (with En)



Decoders – in memory

- One of the most important applications of decoders is in addressing memory blocks.
 - □ Such memory blocks are included in many digital systems
 - □ One type of memory block a read-only memory (ROM).
 - Collection of storage cells
 - □ Each cell permanently stores a single logic value, 0 or 1.
 - Stored information can be read out of the storage cells, but it cannot be changed.
 - □ Programmable ROM (PROM)
 - □ Allows information to be both read and write
 - Read out of the storage cells and stored, or
 - Written (generally one time only), into them.
- Many different types of memory blocks exist.

Decoders – ROM decoder



4-to-1 multiplexer – decoder


 Decoder evaluates the values on its inputs □ Can be used to build a multiplexer. y_0 En=1

De-Multiplexer

- Multiplexer
 - \square n data inputs and $\log_2 n$ select inputs
 - \square Multiplex n data inputs onto one single output
 - Under control of select inputs
- Demultiplexer
 - Opposite function
 - □ Place value of a single data input on multiple outputs
 - Can be implemented using a decoder circuit

Demultiplexer

- □ For a 1-to-4 demultiplexer
 - □ A 2-to-4 decoder can be used
 - \Box En used as data in
 - y_0 to y_3 as data out
 - \square Valuation of w_0 , w_1 determines
 - □ which output set to *En*
 - \Box When En=0, all outputs =0
 - w_0, w_1 which (valid) output = 0
 - \Box When En=1
 - w_0, w_1 which output = 1
 - \square In general an n to 2^n decoder
 - □ Can be used as a 1 to n demultiplexer
 - □ In practice decoder circuits used more often



Graphical symbol

En	w_1	w_2	y ₀	y ₁	y ₂	y_3
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Encoders


■ Encoders

- Encoder performs the opposite function of a decoder.
- □ Encodes given information into a *more compact form*.
- Many ways information is encoded, BCD, Grey code, etc.

□ Binary Encoders

- Only one of the input signals should have a value of 1
- □ Then the outputs present the binary number which corresponds to the input which is equal to 1.


Encoders



w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	-	0	0	1	0
1	0	0	0	1	1

4 to 2

- Note
 - $y_0 = 1$ when either $w_1 = 1$ or $w_3 = 1$
 - $y_1 = 1$ when either $w_2 = 1$ or $w_3 = 1$
- □ Inputs
 - □ "one-hot" encoded
 - □ Reduce # bits needed
 - □ Fewer bit/wires



Priority Encoders

- Each input has an associated priority level
 - Output identifies the input with highest priority.
 - Input with a high priority is asserted
 - Inputs with lower priority are ignored
 - Assumption
 - \square Input w_0 has lowest priority
 - □ Input w₃ has highest priority
 - \Box Valid output z=0 if all inputs =0
 - lacksquare Output $oldsymbol{y_1}$ and $oldsymbol{y_0}$ not meaningful
 - \square Output z=1 if at least one =1

Truth table for a 4-to-2 priority encoder

, ,		φ.,,	0110	,		
w_3	w_2	w_1	w_0	y ₁	y_0	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	х	0	1	1
0	1	х	X	1	0	1
1	X	X	X	1	1	1

Priority Encoders

- □ Truth table synthesized as before but
- \Box Define a set of intermediate signals $i_0 \cdots i_3$ based on "priority observations"

$$i_0 = \overline{w_3} \, \overline{w_2} \, \overline{w_1} w_0$$
 $i_1 = \overline{w_3} \, \overline{w_2} w_1$
 $i_2 = \overline{w_3} w_2$
 $i_3 = w_3$

$$y_0 = i_1 + i_3$$
 $y_1 = i_2 + i_3$
 $z = i_0 + i_1 + i_2 + i_3$

Truth table for a 4-to-2 priority encoder

		:		:		:	1
	w_3	w_2	w_1	w_0	y ₁	y 0	Z
,	0	0	0	0	d	d	0
$i_0 \rightarrow$	0	0	0	1	0	0	1
$i_1 \rightarrow$	• 0	0	1	x	0	1	1
$i_2 \rightarrow$	0	1	x	X	1	0	1
$i_3 \rightarrow$	-1	x	x	x	1	1	1