


Department of Electrical and Computer Engineering

2020 Fall - ECE 2220 Laboratory 3

Binary Code Decimal, Hexadecimal Number Representation


1) Introduction

In this lab the seven segment display (SSD) will be used to output the results of a 4-bit binary word in hexadecimal and then binary coded decimal output. A binary-coded-decimal (BCD) or a hexadecimal to SSD converter display is simply a combinational circuit with 4 binary inputs and 7 outputs. The 4-bit input is the BCD representation of digits 0-9 and the hexadecimal representation of digits 0-F and the. The 7-bit output is the state of each of SSD segments as shown in see in the figure below. Note the representation of some digits like 1, 6, and 9 might be different from one decoder to another.



Seven segment display of the HEX output for digits 0 to F.

Seven-segment displays (SSD) are commonly found on computers, watches, VCRs, and other electronic devices to display numbers and characters. The seven-segment displays in the lab consist of seven Light Emitting Diodes (LEDs) in the configuration of a number "8". Different segments can be illuminated to display different numbers and letters. The segments of a seven-segment display are illustrated in the figure below. The SSDs, in general, come in packages with either a common anode or a common cathode. The SSDs on the DE10 board are common-anode. In this format the LED turns on with negative logic – i.e. low.




Common-anode SSD display


<u>2020 Fall - ECE 2220 Laboratory 3</u> <u>Binary Code Decimal, Hexadecimal Number Representation</u>


2) Instructions

Take a 4 bit input from the switches SW[3], SW[2], SW[1], and SW[0]. Display the binary number as a BCD number on right most seven segment display HEX[0]. If the binary input number is greater than 9, the letter E should be displayed.

a) Create a truth table and Karnaugh maps for the BCD-seven segment display







6) Create the Verilog code to perform this BCD function and output using simple combinational logic primitives (i.e. AND (&), OR (|), NOT (~) etc.) Compile your code and download it to the DE-10 board. K-map a, b, c, d, e, f, q

⟨c⟩ Re-write this code using a "case" statement. Compile your code and download it to the DE-10 0-9, 16 care



Again using a case statement, re-write the code to display the hexadecimal representations of the input switches. Comment on the two Verilog implementations.

The Case Statement

The case statement compares an expression to a series of cases and executes the statement or statement group associated with the first matching case:

- case statement supports single or multiple statements.
- Group multiple statements using begin and end keywords.

Syntax of a case statement look as shown below.

```
case ()
< case1 > : < statement >
< case2 > : < statement >
default : < statement >
endcase
```

★ Example- case

```
1 module mux (a,b,c,d,sel,y);
 input a, b, c, d;
 3 input [1:0] sel;
 4 output y;
 6 reg y;
 8 always @ (a or b or c or d or sel
9 case (sel)
10 0:y=a;
   1:y=b;
11
12
    2:y=c;
   3 : y = d;
13
     default: $display("Error in SEL");
15
   endcase
17 endmodule
```

+ Example- case without default

```
module mux_without_default (a,b,c,d,sel,y);
   input a, b, c, d;
input [1:0] sel;
 6 reg y;
 8 always @ (a or b or c or d or sel)
 9 case (sel)
   0:y=a;
    1:y=b;
    2 : y = c;
    2'bxx,2'bx0,2'bx1,2'b0x,2'b1x,
     2'bzz,2'bz0,2'bz1,2'b0z,2'b1z: $display("Error in SEL");
   endcase
18 endmodule
```

The example above shows how to specify multiple case items as a single case item.

+ Example- casez

```
1 module casez_example();
 2 reg [3:0] opcode;
 3 reg [1:0] a,b,c;
 4 reg [1:0] out;
 6 always @ (opcode Or a Or b Or c)
 7 Casez(opcode)
     4'b1zzx: begin // Don't care about lower 2:1 bit, bit 0 match with x
 9
                 out = a;
10
                 $display("@%0dns 4'b1zzx is selected, opcode %b",$time,opcode);
11
               end
12
     4'b01??: begin
13
                 out = b; // bit 1:0 is don't care
                 $display("@%0dns 4'b01?? is selected, opcode %b",$time,opcode);
14
15
               end
16
     4'ьюю1?: begin // bit 0 is don't care
17
                 out = c;
18
                 $display("@%0dns 4'b001? is selected, opcode %b",$time,opcode);
19
               end
     default : begin
20
                 $display("@%0dns default is selected, opcode %b",$time,opcode);
21
22
               end
23 endcase
24
25 // Testbench code goes here
26 always #2 a = $random;
27 always #2 ь = $random;
28 always #2 c = $random;
29
30 initial begin
31
   opcode = 0;
     #2 opcode = 4'b101x;
32
33
     #2 opcode = 4'b0101;
     #2 opcode = 4'b0010;
34
35
     #2 opcode = 4'b0000;
36
     #2 $finish;
37 end
38
39 endmodule
```

♦ Example- case with x and z

```
module case_xz(enable);
input enable;

always @ (enable)
case(enable)
    'bz:$display ("enable is floating");
    'bx:$display ("enable is unknown");
default:$display ("enable is %b",enable);
endcase
endmodule
```

You could download file case xz.v here

The casez and casex statement

Special versions of the case statement allow the x ad z logic values to be used as "don't care":

- casez : Treats z as don't care.
- · casex: Treats x and z as don't care.

+ Example- casex

```
1 module casex_example();
2 reg [3:0] opcode;
3 reg [1:0] a,b,c;
 4 reg [1:0] out;
 6 always @ (opcode Or a Or b Or c)
 7 Casex(opcode)
    4'b1zzx: begin // Don't care 2:0 bits
 9
                out = a;
                $display("@%0dns 4'b1zzx is selected, opcode %b",$time,opcode);
10
11
               end
12
    4'ь01??: begin // bit 1:0 is don't care
13
                out = b;
14
                $display("@%0dns 4'b01?? is selected, opcode %b",$time,opcode);
15
               end
16 4'ь001?: begin // bit 0 is don't care
17
                out = c;
                $display("@%0dns 4'b001? is selected, opcode %b",$time,opcode);
18
19
     default : begin
20
                $display("@%0dns default is selected, opcode %b",$time,opcode);
21
22
               end
23 endcase
24
25 // Testbench code goes here
26 always #2 a = $random;
27 always #2 ь = $random;
28 always #2 c = $random;
29
30 initial begin
31 opcode = 0;
32 #2 opcode = 4'b101x;
33 #2 opcode = 4'b0101;
34
    #2 opcode = 4'b0010;
35
    #2 opcode = 4'b0000;
36
    #2 $finish;
37 end
38
39 endmodule
```

+ Example- Comparing case, casex, casez

```
1 module case_compare;
 3 reg sel;
 5 initial begin
 6 #1 $display ("\n Driving 0");
 7 sel = 0;
   #1 $display ("\n Driving 1");
 9 sel = 1;
   #1 $display ("\n Driving x");
10
11
   sel = 1'bx;
12 #1 $display ("\n Driving z");
13
   sel = 1'bz;
14
    #1 $finish;
15 end
16
17 always @ (sel)
18 Case (sel)
1'ь0: $display("Normal: Logic 0 on sel");
20 1'ь1: $display("Normal: Logic 1 on sel");
21 1'bx:$display("Normal:Logic x on sel");
    1'bz: $display("Normal: Logic z on sel");
23 endcase
24
25 always @ (sel)
26 Casex (sel)
   1'ь0: $display("CASEX : Logic 0 on sel");
28 1'ь1: $display("CASEX : Logic 1 on sel");
29 1'bx:$display("CASEX : Logic x on sel");
30 1'bz:$display("CASEX: Logic z on sel");
31 endcase
32
33 always @ (sel)
34 Casez (sel)
35 1'ь0: $display("CASEZ : Logic 0 on sel");
36 1'ь1: $display("CASEZ : Logic 1 on sel");
37 1'bx:$display("CASEZ:Logic x on sel");
    1'bz: $display("CASEZ: Logic z on sel");
39 endcase
41 endmodule
```