
2018 Fall - ECE 2220 Laboratory 6: Decoders and Encoders

Name(s):	Student number(s):	Section:		

1) Introduction

In this lab, you will start by building a "3-8 decoder", a block diagram for which is shown in the figure below. The decoder has 3 inputs (in0, in1, in2) and 8 outputs (out0, out1, out2, out3, out4, out5, out6, out7). Based on the input values only one output will be set to 1 with the remaining outputs set to 0. For example, the first row in the truth table indicates that if the inputs to the decoder are in0=0, in1=0, and in2=0, then out0=1 and the remaining outputs are set to 0. If instead the inputs to the decoder are in0=0, in1=1, and in2=1, then the fourth row of the truth table indicates output out3=1 and the remaining outputs are set to 0.



a) Complete the truth table below.

In2	in1	in0	out0	out1	out2	out3	out4	out5	out6	out7
0	0	0								
0	0	1								
0	1	0								
0	1	1								
1	0	0								
1	0	1								
1	1	0								
1	1	1								

b)	table displa	. Run a	a functi outputs	on sim	ulation ment t	of the the cod	code. le using	Using :	3 switc orimitiv	hes for tl	ecification ne inputs OR, NO e" statem	and 8 LI T etc.) o	EDs to
	Show the completed table, Verilog code, simulation and working hardware to the TA.								TA's signature				
A pi	riority put ide		er is a "o the inp	out witl	n the h			•			ed priorit priority	•	
c)													
		In[7]	In[6]	In[5]	In[4]	In[3]	In[2]	In[1]	In[0]	Out[2]	Out[1]	Out[0]	Z
d)	•					•		•		•	at was de		ted in
	Show the completed table, Verilog code, simulation and working hardware to the TA.							TA's sig	gnature				

e) Now implement this circuit using a "casex" statement.	
Show the completed table, Verilog code, simulation and working hardware to the TA.	
	TA's signature