
wr_en[1:0]
wr_be[3:0]
wr_addr[9:0]
wr_data[63:0]
write enable
wr_en[b] & wr_be[i]
we[0][0]
we[1][3]
mem[0:1023][7:0]
g_bank[0].g_byte[0]
... 8 RAMs, one per bank and byte ...
mem[0:1023][7:0]
g_bank[1].g_byte[3]
rd_data[7:0]
rd_data[63:56]
rd_addr[9:0]
Byte i of bank b writes wr_data[8(4b+i)+7 : 8(4b+i)].
Read is registered: BUF_LAT = 1. Drawn at P = 8. clk is not drawn.
smx_buf