
acc_addr[12:0]
acc_write
acc_read
acc_byteenable[3:0]
address
decode
wr_len, wr_rows, wr_k, wr_ctrl
control registers
len, rows, k, busy, done, err
registers
csr_val mux
csr_val[31:0]
s1_val_q
[31:0]
acc_read & hit_*, bank
s1_csr, x, y_q
s1_bank_q[1:0]
read
mux
rd_q
acc_readdata[31:0]
len[9:0], rows[4:0], k[15:0], start
status_busy, status_done, status_err
acc_writedata[31:0]
x_rd_data[63:0]
y_rd_data[63:0]
run_done
x_wr_hit, addr
X_BUF port
enable, address, data
x_wr_en[1:0]
x_wr_be[3:0]
x_wr_addr[9:0]
x_wr_data[63:0]
buf_rd_addr[9:0]
smx_csr
Read: command at n, data at n + 2. Drawn at P = 8. clk and rst_n are not drawn.