
stage 1
stage 2
stage 3
e_in[7:0][15:0]
partial adders
2 x (4 lanes)
part_d[1:0][17:0]
s1_part_q
adder
2 parts
tot[18:0]
s2_tot_q
s2_tot_q[18:0]
adder
[24:0]
mux
first
sum_q
sum_out[24:0]
dm_in[7:0]
s1_dm_q
s1_dm_q[7:0]
s2_dm_q
s2_dm_q[7:0]
shifter
>> dm
in_first
s1_first_q
s1_first_q
s2_first_q
s2_first_q
s2_vld_q
sum_q[24:0]
in_valid
s1_vld_q
s2_vld_q
vld_q
out_valid
Drawn at P = 8. Latency SUMACC_LAT = 3. clk and rst_n are not drawn.
smx_sumacc