EPS Rev B — integrated development schematic

CURRENT DEVELOPMENT: controller, converters, source/output protection, charger PowerPath, 2S BMS and isolated BMS supply linked.
VIN_CHG → Q300 → R300 → SYS_PWR_PERMITTED; BATT_PERMITTED → Q301 → SYS. No direct source bypass.
PROTECTED_PACK remains separate from BATT_PERMITTED across missing RBF. Electrical / physical / commissioning gates remain open.

Controller

File: controller.kicad_sch

UART debug

File: uart_debug.kicad_sch

Reference ranges: 100 controller, 200 BMS, 300 charger, 400 essential 3V3, 500 recovery 5V, 600 protection.

Solar source protection

File: source_protection.kicad_sch

Incomplete ERC / low-VCC accuracy / hot SOA / shared startup /3V3 OV remain open. S03/S08/S11/S04 API limits; no PCB sync.

PROTECTED_PACK remains before missing RBF; BATT_PERMITTED is distinct.
Isolated BMS supply is a development candidate; startup, shared-rail faults and gauging qualification remain OPEN.

CAN interfaces

File: can_interfaces.kicad_sch

Charger PowerPath

File: charger.kicad_sch

Recovery rail protection

File: rail_protection.kicad_sch

CAN Branch Power

Independent CAN power branches; STB HIGH disables channel.
Development models only; shared-rail / PVT survival remains open.

File: can_branch_power.kicad_sch

Essential 3V3

File: essential_3v3.kicad_sch

Recovery 5V converter

File: recovery_5v.kicad_sch

2S pack protection

File: bms_protection.kicad_sch

Isolated BMS supply

File: bms_isolated_power.kicad_sch

900 block: isolated BMS supply development candidate.
No shared-rail fault, power-cycle or gauging qualification.

Sheet: /
File: eps_rev_b.kicad_sch

Title:

Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 12/12

CONTROLLER — integrated development checkpoint

Essential +3V3 comes from buck on actual charger PowerPath SYS.
2S BMS / isolated telemetry supply / buffered UART linked; RBF and full electrical qualification remain open.

+3V3

C100 100nF
C101 100nF
C102 4.7uF
C103 4.7uF

EPS_BMS_PRI_EN

EPS_NRST

C112 100nF

GND

U100: STM32G0B1KET6N, N suffix. Pin 20 is VDDIO2, tied to VDD.
PA11/PA12 allocation retained; USB/LSE unused. Verify UCPD reset configuration.

U100 STM32G0B1KET6N

PF2	6	PA0	7
PD0	26	PA1	8
PD1	27	PA2	9
PD2	28	PA3	10
PD3	29	PA4	11
PC14	2	PA5	12
PC15	3	PA6	13
PB0	15	PA7	14
PB1	16	PA8	18
PB6	30	PA9/PA11	22
PB7	31	PA10/PA12	19
PB8	32	PA10/UCPD1_DBCC1	23
PB9	1	PA10/UCPD1_DBCC2	21
PB15	17	PA13	24
		PA14	25
VDD	4, 20	VSS	5

EPS_BMS_PRI_FAULT_N
EPS_CAN_B_STB
SRC_FAULT
EPS_CAN_B_RX
EPS_CAN_B_TX
EPS_CHG_SCL
EPS_CHG_SDA
EPS_CAN_A_STB
EPS_SWDIO
EPS_SWCLK

+3V3

10k R105

Y100 ECS-3225MV-160-BN-TR
EPS_OSC_EN
EPS_HSE_16M

GND

+3V3

C110 100nF
C111 1uF

GND

16 MHz HSE bypass; no passive crystal.
Place C110/C111 locally at Y100 in layout; source-series option open.

+3V3 +3V3 +3V3

4.7k R108
4.7k R109
4.7k R110

OPEN: ADC conditioning, interlock status, payload request and stack alert.
Seven required MCU pins remain genuinely unconnected.
No EPS drive on IHU-owned COMMS_EN / PAYLOAD_EN or stack alert.

PD3.29 = EPS_BMS_PRI_EN, open drain; release enables.
PD0.26 = EPS_BMS_PRI_FAULT_N diagnostic input.
Disable UCPD dead-battery behavior before GPIO use.
BTP_INT remains tied to raw VSS; no direct BTP GPIO.

S11 OPEN: metadata is saved; required visible field styling unsupported.
S08: reused TCAN/ECS custom symbols remain under original construction review.

+3V3 +3V3

3.9k R111
3.9k R112

PROTECTION INTERFACES — LINKED GLOBALS
PA6 REC5_RESET ->47k R623 ->Q609; existing100k base pull-down.
PA7 REC5_FAULT; PC15 SRC_FAULT:active-low, single47k pullups on protector sheets.
Reset2ms; >=10s cooldown plus real rail qualification and settling.
Reset never bypasses hardware protection.

EPS_UART_TX
EPS_UART_RX
REC5_RESET
REC5_FAULT
EPS_CHG_ALERT_N
EPS_CAN_A_RX
EPS_CAN_A_TX
EPS_BMS_SCL
EPS_BMS_SDA

CHARGER: PowerPath SYS supplied by VIN_CHG or BATT_PERMITTED.
BMS PROTECTED_PACK stays separate across the missing RBF.

PB6/PB7/PA8 -> charger SCL/SDA/alert; R108/R109/R110 =4.7k.

100 kbit/s development bus; measured timing/C and full-temp acceptance open.

J100: logical SWD access; physical connector unselected.
1 VTref sense only. 2 SWDIO, 3 SWCLK, 4 NRST, 5 GND.
No injected probe power. Power-off/backfeed review open.

+3V3

J100 SWD_ACCESS_LOGICAL
1 2 3 4 5
EPS_NRST


GND


PA9(.19)/PA10(.21) -> BMS SCL/SDA; R111/R112=3.9k.

BMS bus: ISO1540 side2 now uses 3V3_BMS_ISO.
Isolated supply development candidate: startup/PVT open.
PD3 reset releases the default-on supply control.
PA2/PA3 USART2 AF1 use buffered no-power-pin UART.
Seven other MCU pins remain genuinely unfinished.

Sheet: /Controller/		
File: controller.kicad_sch		
Title:		
Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 2/12

CAN A / CAN B — integrated development interfaces





Development branch power: separate TPS2553 + 1 ohm rails feed VCC / VIO and local caps.
TXD / STB old pullups stay on shared +3V3 before 1k series parts; RXD has MCU-side 47k pullup.
STB HIGH = branch OFF (no CAN wake); LOW = normal. See CAN Branch Power sheet.
Shared +3V3, GND, MCU and clock remain common failure paths; fault / PVT acceptance OPEN.

Existing TCAN custom symbols and manufacturer patterns reused.
Pin maps verified; assembly, ESD, timing and physical placement not qualified.
S08 construction review / S11 field-display limitations remain open.

Sheet: /CAN interfaces/		
File: can_interfaces.kicad_sch		
Title:		
Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 3/12


ESSENTIAL 3V3 — LMR51635XDDCR INTEGRATED DEVELOPMENT

EXTERNAL FIXTURE: SYS_PWR_PERMITTED and GND represent a bounded permitted source.
Input/return PWR_FLAGs do not implement source isolation, RBF, charger or battery protection.

5..35 V development envelope; 4.5 V sensitivity. EN = VIN; starts without MCU.
2 A is steady sizing only. Actual MCU/IHU/CAN ramp/load-step budget and transient acceptance remain open.

2026-10-24: EXTERNAL-SYS FIXTURE NOTE IS OBSOLETE: SYS now comes through real charger PowerPath.

#FLG0400 models that passive output. GND fixture remains; actual BMS/RBF and startup/source bounds remain open.



No input bulk added; upstream capacitance/source-impedance budget remains open.
Input ceramics require >=2.2uF aggregate effective through35V.
Output PWR_FLAG marks actual buck output after L400; no additional rail source.

OUTPUT: 8 x 22uF / 25V X7R, 176uF nominal.
Require >=12uF effective each through bias/temp/aging; >=96uF total conditional.
This floor is NOT proof of CAN 3.0V minimum during heavy load steps.

STATIC SETPOINT:31.6k/10.2k,0.1%,25ppm/K. Nominal3.278V.
Screened static range3.2328..3.3244V. CFF omitted per TI Table8-2.
Selected LC, hot inductance, thermal path and actual loop/load still require qualification.

UVLO / WEAK SOURCE OPEN: operating VINmin4.3V; UVLO rise max4.25V, fall3.8Vtyp.
No external UV supervisor or anti-chatter design; weak solar can collapse/restart.
No MCU action is required to start essential power.

OPEN AUTONOMOUS 3V3 OV CONTAINMENT: failed-short high-side can expose MCU/CAN
and25V output bank to-35V. Upstream solar OV protection does not contain this fault.
This stage does not establish complete EPS essential-power acceptance.

POLICY OPEN: S03 native severity and S11 field-display APIs unavailable.
Existing custom U400 reused; S08 original review-marker coverage unresolved. No PCB synchronization.


Sheet: /Essential 3V3/
File: essential_3v3.kicad_sch

Title:

Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 4/12

RECOVERY 5V CONVERTER — INTEGRATED DEVELOPMENT

TPS552872RYQR: autonomous EN/UVLO, internal bias via floating EXTVCC; MODE low (PFM).
4.5..35 V development envelope: 2 A steady target only. Source/thermal/dynamic qualification remains open.



SHARED INPUT FIXTURE: SYS_PWR_PERMITTED is supplied externally at this checkpoint.
No duplicate input/GND/+3V3 source flags; essential buck provides the existing fixtures.
Local input capacitors:98.1uF nominal here +4.5uF buck =102.6uF combined.
Shared source capacitance, current and simultaneous startup remain unqualified.

OUTPUT BOUNDARY:5V0_RECOVERY_RAW bank stays BEFORE R503 shunt.
R503.2/R504.1/U500.13 use5V0_RECOVERY_REG into attached rail barrier.
Protected shared+5V exists only downstream of that barrier.
FB remains upstream of disconnect; PG pullup uses essential+3V3.

50V BANK:8x10uF ceramic +5x68uF hybrid =420uF nominal, plus100nF.
618.4uF endurance+tolerance sensitivity:650uF development allocation.
Cold/bias/ESR/aging bounds, combined startup and coupled loop remain open.
Heavy loads require local staged slew/qualification; no receiving-board circuit is implied.

U500 CUSTOM — REVIEW REQUIRED
TPS552872RYQR:TI SLVSHG1 / RYQ0021A.
Green callout is approved alternative; symbol body color unsupported.

DEVELOPMENT: attached5V barrier does not qualify the complete supply or autonomous3V3 OV containment.
SYS remains an external permitted fixture; physical RBF/charger/BMS absent. No PCB synchronization.

2026-10-24: PRIOR EXTERNAL-SYS / ABSENT-CHARGER NOTES ARE OBSOLETE. SYS now comes through charger PowerPath.

2026-10-24: BMS pre-RBF block linked; prior BMS-absence claim obsolete. RBF remains absent; battery source is still a fixture.

Sheet: /Recovery 5V converter/	
File: recovery_5v.kicad_sch	
Title:	
Size: B	Date:
KiCad E.D.A. 10.0.0	**Rev:** Id: 5/12

SOLAR SOURCE:33.5V analog clamp, timed cutoff, automatic retry

DEVELOPMENT ONLY. SOLAR_PERMITTED is an external interlocked-solar fixture; physical RBF is not drawn.

L600 limits input-short slew:require >=2.5uH through fault current.
C608=10nF timer. Bias/OV/snubber follow SRC_FILTERED.
Hot SOA, actual source energy and magnetic qualification remain open.

SOLAR_PERMITTED
PWR_FLAG
4.7u
L600
SRC_FILTERED
PWR_FLAG
Q600
IRLR2908
SRC_DG
SRC_COMMON
IRLR2908
Q601
SRC_SENSE
R600
20m
PWR_FLAG
VIN_CHG
SRC_GH
SMBJ60A
D604
GND
C600
68u
C601
10u
C602
10u
C603
10u
GND

SRC_FILTERED
R601
100
1N4148W-7-F
D600
PWR_FLAG
SRC_BIAS
C604
2.2u
C605
2.2u
C606
2.2u
C607
2.2u
GND

HGATE support / gate-source clamps / controlled startup

SRC_HGATE
SRC_COMMON
SRC_DG
SRC_SENSE
VIN_CHG
SRC_BIAS
U600
VCC
GATE
SOURCE
DGATE
SENSE
OUT
SHDN
FB
SRC_UV
SRC_OV
UV
OV
TMR
GND
ENOUT
FLT
LTC4364HDE-2
C608
10n
GND
VIN_CHG
25.5k
R606
SRC_FB
1k
R607
SRC_FAULT
+3V3
47k
R608
1N4148W-7-F
D601
SRC_HGATE
R609
4.7k
SRC_GH
MMBT3906LT1G
Q602
100
R610
SRC_COMMON
SRC_GH
SMBJ8.5A
D602
SRC_COMMON
SRC_DG
SMBJ8.5A
D603
SRC_COMMON
SRC_GH
C611
1n
2.2k
R611
GND

SRC_FAULT:active-low global to MCU PC15; single47k R608 pullup to essential+3V3.
SHDN and ENOUT intentionally NC; no MCU startup dependency.

SRC_BIAS
50k
R602
SRC_UV
C609
10n
10k
R603
GND
SRC_FILTERED
27.8k
R604
SRC_OV
C610
1n
1k
R605
GND

VIN_CHG is protected solar output for FUTURE charger PowerPath.
It is NOT joined to converter SYS_PWR_PERMITTED in this schematic.
Source output bank98uF nominal; downstream/source energy remains unqualified.

PV fixture <=1A; raw reservoir <=1uF:
harness<=1uH:60V abnormal test only.
SMBJ60A is not a blanket80V clamp.
Snubber>=2uF effective through60V;
actual source energy/hot leakage open.

SRC_FILTERED
2026-10-24: PRIOR FUTURE-CHARGER / SEPARATE-SYS NOTE IS OBSOLETE: VIN_CHG now feeds Q300/R300 PowerPath.

SYS is connected only through real PowerPath devices; source-loop/startup and BMS/RBF acceptance remain open.

R612
1.0
SRC_SNUB
C612
2.2u
C613
2.2u
C614
2.2u
C615
2.2u
GND

S03 native severity /S11 field presentation APIs remain open. Existing Panasonic review candidate reused.
No hot-SOA, arbitrary-source, physical-fit or complete EPS power qualification.

Sheet: /Solar source protection/
File: source_protection.kicad_sch
Title:
Size: B | Date: | **Rev:**
KiCad E.D.A. 10.0.0 | Id: 6/12

RECOVERY RAIL:5.270V analog clamp, timed latch-off

DEVELOPMENT: low-VCC FB accuracy, hot SOA and actual loads remain unqualified.

5V0_RECOVERY_REG
REC5_PIN
PWR_FLAG
4.7u
L601
Q603 IRLR2908
Q604 IRLR2908
Q605 IRLR2908
REC5_GH
REC5_DG
IRLR2908 Q606
IRLR2908 Q607
IRLR2908 Q608
REC5_COMMON
REC5_SENSE
R613 20m
+5V
C616 100u
C617 100u
C618 22u
C619 22u
C620 22u
C621 22u
C622 22u
C623 22u
C624 22u
C625 22u
330 R625
GND

HGATE support / gate-source clamps / controlled startup

REC5_PIN
C627 2.2u
C628 2.2u
C629 2.2u
C630 2.2u
SMBJ36A D608

Three FETs per function reduce loss; equal linear-fault sharing is not assumed.

REC5_HGATE
REC5_COMMON
REC5_DG
REC5_SENSE
REC5_BIAS
U601 LTC4364HDE-1
VCC GATE SOURCE DGATE SENSE OUT
SHDN FB
UV OV TMR GND GND ENOUT FLT
REC5_UV
REC5_FB
3.57k R617
4.11k R618
47k R619
REC5_FAULT
C632 100n
+3V3

REC5_FAULT:active-low global to MCU PA7; single47k R619 pullup to essential+3V3.
SHDN/ENOUT intentionally NC. Reset PA6 acts through47k R623 and Q609.

1N4148W-7-F D605
REC5_HGATE
R620 4.7k
REC5_GH
MMBT3906LT1G Q610
100 R621
REC5_COMMON

SMBJ8.5A D606
SMBJ8.5A D607
REC5_GH
REC5_DG
REC5_COMMON

C626 10n
2.2k R622

REC5_PIN
R614 100
PWR_FLAG
REC5_BIAS
C631 100n
20k R615
10k R616
REC5_UV
Q609 MMBT3904LT1G
REC5_RESET
R623 47k
100k R624

Protected bank:2x100uF hybrid+8x22uF ceramic nominal.
Require>=112uF bulk /<=0.4ohm cold and>=48uF low-ESR ceramic;external<=100uF.
Actual cap/magnetic/pulse/source bounds and consumer voltage-time limits remain open.


5V0_RECOVERY_REG is actual converter output; converter FB and RAW bank stay UPSTREAM.
R625=330ohm bleed; C632=100nF timer; C626=10nF gate slew; R617/R618=3.57k/4.11k.
Require5ms heavy-load admission plus20ms settling and local rail qualification.
2ms UV reset never bypasses cooldown:>=10s development wait; restore<=0.5A startup state.

INTEGRATION IS NOT QUALIFICATION. Low-VCC clamp accuracy and hot linear SOA remain conditional.
Autonomous3V3 OV containment is absent. S03/S11 API limitations and reused-part review gates remain open.

Sheet: /Recovery rail protection/		
File: rail_protection.kicad_sch		
Title:		
Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 7/12

CUSTOM — REVIEW REQUIRED: LTC4162 symbol/land + both PowerPath footprints

DEVELOPMENT CHARGER: 2S straps; ~0.97 A charge setting; Input servo is NOT a source-current breaker



OPEN: 35 V charger failed-short path to pack is NOT autonomously contained.

BATT_PERMITTED = future protected + interlocked 2S source fixture; all Kelvin sensing stays after RBF.

No raw BMS VSS joins system GND. Pack thermistor is separate Semitec103AT-2; no dummy/bypass.

Input MPPT/weak-solar loop, shared startup, minimum effective C/L, hot SOA and sensor limits remain open.

SYS flag now models real passive PowerPath output; BOOST flag = internal diode + SW bootstrap energy.

No autonomous 3V3 OV or final BMS/RBF hardware is implied. Custom-field S11 presentation remains API-limited.

Sheet: /Charger PowerPath/	
File: charger.kicad_sch	
Title:	
Size: B	Date:
KiCad E.D.A. 10.0.0	**Rev:** Id: 8/12

CUSTOM — REVIEW REQUIRED: U200 symbol/land; Q200/Q201 approved custom lands

2S PACK PROTECTION — DEVELOPMENT / NOT COMMISSIONED

PROTECTED_PACK is BEFORE future physical RBF.
BATT_PERMITTED remains separate; NO jumper.
35V charger-to-pack fault is NOT contained.
BQ configuration/pack thresholds uncommissioned.

Retained raw-cell domain; source is external cells/simulator.
R200 is the ONLY intended metal join to system GND.
No USB/debug ground across shunt; use differential probes.
Main-current connector/fuse and pack construction remain TBD.

300R precharge: <=28.9mA at8.526V illustrative bound.
8.526V is a sizing case, not an accepted pack OV limit.
No bypass around DSG or future RBF. Hot/pulse/SOA open.

PBI needs >=2.2uF EFFECTIVE; C203 is conditional on bias/temp.
BAT reservoir hold-up / diode hot leakage remain open.
CG = Q203 reverse-charger clamp gate; ground bias1k.

TI SLUSCS4C Fig9-13: common-drain CHG/DSG arrangement.
2S: VC4/3/2 short AFTER top100R; VC1 reads midpoint.
SRP raw side / SRN system side; C202 is differential filtering.
No secondary fuse or PTC selected; permanent-failure policy TBD.
TS3/4, PRES/DISP/PTC/PTCEN and display disabled in configuration.

R200=2mOhm1%50ppm/K1WP70; Kelvin termination/pulse/cold open.
10M pulls retain TI driver-test load; hot leakage/turn-off open.
FUSE/BTP tie VSS perTI; output ERC retained, no type weakening.
Flag diamonds model actual raw sources/passive/internal paths.

Q203: low-Vth ground-gate development choice.
Reverse hotplug / cold gate / hot SOA remain open.

DSG short VGS can exceed20V; clamp / survival NOT accepted.

ISOLATED BUS POWER CANDIDATE
3V3_BMS_ISO now supplies
ISO1540 side2 and pullups.
RAW/system returns remain
separate across the shunt.
Prior shared-positive supply
has been removed. Gauging,
startup, calibration and
fault/PVT acceptance OPEN.

100kbit/s: side1 <=40pF, side2 <=200pF.
Both sides >=3V +1ms before polling.
Reserve 13.8mA IC +3.431mA pullups.
Static margins only: no rail-step proof.
Isolated supply is a development candidate.

J200 SENSE ONLY:1RAW- 2MID 3RAW+ 4TS1 5RAW- 6TS2 7RAW-.
Two independent103AT-2 NTCs; quiet raw returns, no MCU bypass.
TS1/TS2 cell mode; TS2 default FET mode must change; commissioning TBD.

S03/S11 API limits remain. Ratings saved in metadata/BOM; review marker retained. Not fabrication/flight qualification.


U200 BQ40Z50RSMR-R2

Q200 CSD18543Q3A
Q201 CSD18543Q3A
Q202 BSS84-7-F
Q203 DMN62D2U-7
D200 BAT46W-7-F
U201 ISO1540DR
J200 BM07B-GHS-TBT(LF)(SN)

Sheet: /2S pack protection/
File: bms_protection.kicad_sch
Title:
Size: B | Date:
KiCad E.D.A. 10.0.0
Rev: Id: 9/12

UART DEBUG — 3V3 / 115200 DEVELOPMENT

MCU PA2(.9) TX -> U800A -> J800.2; J800.3 -> U800B -> PA3(.10) RX.
J800.1 is GND. NO supply pin; independently powered TTL adapter only. No RS-232 levels.



ADAPTER / HARNESS CONDITIONS
3.3V TTL UART; VOH>=2.4V, VOL<=0.4V under load.
Adapter input leakage<=10uA; connector/cable load<=50pF.
U800 input transition <=10ns/V must be measured.
115200 baud does not establish edge-rate or error-rate acceptance.

POWER-OFF SCREEN IS CONDITIONAL
Ioff<=2uA is specified at VCC=0 only.
68k output bleeds: ~0.136V at2uA.
R806 rail bleed: ~0.273V at4uA assumed total.
These are leakage-budget screens, NOT brownout proof.
Undefined0..1.65V / combined interfaces / RBF still open.
Reserve1.2mA static plus dynamic current.

TX input pull-up is board-local only.
RX input pulls DOWN to avoid a direct external-to-rail resistor path.
Absent adapter reads BREAK; firmware must qualify idle-high / ignore absent-port errors.

U800C: VCC physical5 / GND physical2.
Stock power-unit field anchors cross pin strokes; field-position API unavailable.
C800 local bypass; R806 is the deliberate permitted-rail bleed.

DEVELOPMENT ONLY: connector ESD/abuse, physical harness fit, input slew and brownout/backpower acceptance remain open.
S03 severity / S11 visible field styling / inherited pagination API limits retained. No real PCB synchronization.

Sheet: /UART debug/
File: uart_debug.kicad_sch

Title:


Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 10/12

ISOLATED BMS SUPPLY — DEVELOPMENT CANDIDATE

Permitted essential +3V3 → current-limited branch → isolated 5V → regulated 3V3_BMS_ISO.
Only ISO1540 side2, its two pullups and C210 use this output. System GND and GND_BMS_RAW remain separate.

CUSTOM — REVIEW REQUIRED
Construction authorized: TPS2553DBVR-1

CUSTOM — REVIEW REQUIRED
Construction authorized: UCC33020RAQR



U900: TI TPS2553DBVR-1, active-high EN, latch-off.
R900 115k: conditional 202.81-266.30mA screen.
Nominal model tests do NOT bound initial short surge
or prove essential rail / healthy CAN survival.

C901-C908: 8 × 10uF, 10%, 50V, X7R, 1206.
C910-C912 / C915: same individual capacitor.
C909 / C913: 15nF, 10%, 50V, X7R, 0603.
C900 / C914 / C916: 100nF, 10%, 100V, X7R, 0603.
Effective capacitance, ESR, aging and layout remain gates.

U901: TI UCC33020RAQR, SEL→VCC = nominal 5V.
15nF HF bypasses: reservoirs conditional, not guaranteed PVT.
U902: ADI LT3014IS5#TRPBF, TSOT-23-5, 20mA device.
16.9k / 10k sets screened 3.16376-3.40078V range.
Output static 9.300mA; intermediate allocation ≥14.109mA.

MCU: PD3 open drain, release enables; LOW disables.
Disable UCPD dead-battery behavior before using PD0/PD3.
2s LOW = discharge / latch-clear ATTEMPT, not guaranteed reset.
Reset releases default-on; qualify supply and fresh telemetry.
No autonomous repeated retries without qualified policy.

R900, R902-R911: TNPW0603, 0.1%, 25ppm/K.
0.110W general P70. R901: CRCW1206 HP,
1ohm, 1%, 100ppm/K, 0.75W P70.
Stored MPN/ratings queried; field display API limited.
#FLG0900 models actual driven post-R901 passive filter.


OPEN: coupled startup/preblas/repeated faults; all-path off feeds; weak source/UVLO; essential OV barrier; hot/pulse/SOA; EMC; calibration/physical fit. No full gauging or flight acceptance. R910/R909/R911 aid discharge; unknown feeds prevent a full-power-cycle guarantee. No PCB release from this drawing.

Sheet: /Isolated BMS supply/		
File: bms_isolated_power.kicad_sch		
Title:		
Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 11/12

CAN A / B — independent development power branches

Shared essential +3V3; each TPS2553 latch-off branch feeds only its own TCAN VCC / VIO and local reservoir.

CAN A




Control and recovery

EPS_CAN_x_STB HIGH (reset/default): inverter LOW, branch OFF.
STB LOW: branch enabled; wait provisionally 20 ms before bus use.
Disabled channel cannot wake on CAN. FAULT is a bench testpoint only.
1k TXD / RXD / STB series parts and MCU-side pulls are on CAN interfaces.
Output flags describe actual TPS energy through passive 1 ohm filters.

New precision resistors: TNPW0603, 0.1%, 25 ppm/K, 0.110 W general P70.
Post-switch 1 ohm: CRCW12061R00FKEAHP, 1%, 100 ppm/K, 0.75 W P70.
100 nF: GRM188R72A104KA35D, X7R, 10%, 100 V, 0603.

CAN B



Development limits — not system fault acceptance

Conditional nominal models do not qualify arbitrary input / TPS-OUT shorts,
PVT / thermal / fast response / healthy-channel survival or full discharge.
RXD static high margin is about 68 mV under the stated load assumptions.
Inverter threshold guard uses adjacent supply rows, not a 3.3 V guarantee.
No production PCB synchronization or flight qualification.

S11 instance sourcing fields are saved; exact orientation-aware display / font
and TPS library field anchors remain API presentation limitations.
TI inverter uses accepted generic hand-solder lands: reserve >=4.76 x4.05 mm
for package flash + clearance. Mechanical / assembly acceptance remains open.

Sheet: /CAN Branch Power/		
File: can_branch_power.kicad_sch		
Title:		
Size: B	Date:	**Rev:**
KiCad E.D.A. 10.0.0		Id: 12/12