# Outline

Internship

Assistant Test Engineer of Wafer at **KYEC** (*Wafer chip probing*)

Course Record

Convolution Neural Network, Computer Graphics 3D Rendering (*Algorithm development*)


Master thesis

Portable Low-Cost Confocal Microscope Based on Pinhole Array and Smartphone (*Image processing by MATLAB and ImageJ*)


Personality

### Wafer chip probing

Semiconductor Industrial chain:




### Test flow chart:



### Wafer chip probing



## 1.Test Program






Tester **ADVANTEST** 

: HP93000





X, Y, Z, θ travel mechanism

### Soft Bin Wafer Map Inkless Map

Bin1:PASS

Bin2:Fail function test

Bin3:Fail DC test

3. Probe Card




Prober(TSK) : UF3000-EXE

4.Prober



Probe card



Bin1:PASS die

X: Fail die

Jul. 2020- Jun 2021

### **Test Plan**

- Test pattern
- Test spec
- DC & AC range limit
- Probe card making


# Guard band Guard band Design Spec. Test Spec.

### **Test program**


- DC (open/short, power/short)
- Function test.
- AC test.

**Data sheet** 

- Test Temperature
- Wafer PAD or Bump



Flip chip





Jul. 2020- Jun 2021


### **CP** test

### 1. NPI


- ➤ Wafer yield and lot yield analysis
- > Release Equipment & probe card & test program
- > Run Card

### 2. Mass production

If lot yield is high and no any issue, we will release lot.



### Release lot to next stage



Soft Bin Wafer Map Inkless Map

## **Verification / Yield analysis**

- Overkill → retest
- 2. Specific Bin → Clean needle

