
Network Program Synthesis


Lecture 23, Computer Networks (198:552) Fall 2019



Review: Control/data plane separation



Review: RMT router data plane



Review: Verification

for all M, does N satisfy P?

Sequence of messages:

Packets,
Routing protocol
Link failures

Network representation:

Data plane

Control plane

Property of interest:

Loop freedom

Blackholes

Equivalence

Many complex props...

Decision Procedure: An algorithm that answers yes/no

Review: Different guises, Similar question

- Verification: for all M, does N satisfy P?
- Testing: For the given M, does N satisfy P?
- Synthesis: Given P, can you produce an N that satisfies it
 - For a given set of M? (including for all M)
- Let N' be another network representation
- Equivalence checking: For all M, do N and N' behave in the same way with respect to P?, i.e.,
 - i.e., either both satisfy P or both violate it

Stateful data plane programs

A case study in programming networks

Stateful processing

- Action on a packet depends on previously seen packets
- Example: send every 100th packet to a measurement server
- Example: Track DNS TTL changes

- Example: if (pkt.field > max) { counter++; max = pkt.field }
- Example: Flowlet-based load balancing


Flowlet load balancing

- Consider the time of arrival of the current packet and the last packet of the same flow
- If current packet arrives threshold later than the last packet did, consider rerouting the packet to balance load
 - Otherwise, use the same path as before
 - Q: Why?

```
if (pkt.ts - saved_ts > threshold) {
   pkt.outport = new_random(); saved_port = pkt.outport;
} else pkt.outport = saved_port;
saved_ts = pkt.ts;
```

How would you implement Flowlet LB?


- Recall that pipeline is clocked at 1 GHz
- i.e., a new packet admitted every 1 ns
- Where is the processing? Where is the state?
- How about interactions across packets?



Abstraction: Packet transaction

- A piece of code along with state that runs to completion on each packet before processing the next:
 - C-like domain-specific language, Domino [sigcomm'16]
- Assume every packet encounters the same set of actions
 - i.e., the match on each stage is the same: superset of our needs
- Implementation must respect abstraction
 - A compiler must enforce atomicity for the implementation
 - Challenge: transaction code may not fit in one pipeline stage!
 - Challenge: state updates must happen within 1 ns


Insight #1: Pipeline the stateless actions



Stateless operations (whose results depend only on the current packet) can execute over multiple stages

Only the stateful operation must run atomically in one pipeline stage

Insight #2: Fit state updates to ALUs



The atoms constitute the switch's action instruction set. Run under 1 ns


All-or-nothing compilation

Problems with running stateful network programs

Implementing complex policies

- What if you have a very large P4 or Domino program?
- Example: too many logical tables
 - Not enough physical stages to hold tables
- Example: logical table keys are too wide
 - Sharing memory across stages leads to paucity in physical stages
- Example: Action on each packet, e.g., domino pgm, is too large
 - Sharing compute across stages leads to paucity in physical stages
- Solution?
 - Re-circulation

Re-circulation "extends" the pipeline



Recirculate to ingress


If you do this for every packet, packet throughput drops by 2X!

Synthesis of stateful data plane programs

Chipmunk

Program synthesis for code generation

Auto-generate a program from a specification by exhaustive search



Program synthesis as an enabling technology for pkt-processing compilers

Example: Using SKETCH to do synthesis

```
int spec(int x) {
  return x + x + x;
}
```

```
int sketch1(int x)
implements spec {
return x * ??;
}
```

```
int sketch2(int x)
implements spec {
  return x + ??;
}
```

Specification

Partial program

```
int sketch1(int x)
implements spec {
return x * 3;
}
```

Completed program

Infeasible partial program no hole assignment

Hole representing unknown constant




Chipmunk: An Overview






Program as a packet transaction in Domino




Compiler developer Partial program for PISA simulator



Chipmunk


Machine code for PISA simulator

Partial program representation: Atoms



```
bit choice = ??;
int constant = ??;
if (choice) {
   x = x + constant;
} else {
   x = x - constant;
}
```

CEGIS: Finding PISA configurations (holes)



Counterexample-Guided Inductive Synthesis

Other apps of synthesis in networking

- Generating control plane rules with desired properties
- Data plane programs for other targets
 - e.g., Network processors (CPUs)
- Program repair and troubleshooting
- Approximation