
# 4. SPICE LEVEL 1 MOSFET MODEL




# Four mask layout and cross section of a N channel MOS Transistor.



2

# Layout and cross section of a n-well CMOS technology.



4: MOSFET Model



3

### **Equations for the different operation regions**

$$I_{DS} = 0 (V_{GS} \le V_{TH})$$

$$I_{DS} = \frac{KP}{2} (W/L_{eff}) V_{DS} [2(V_{GS} - V_{TH}) - V_{DS}] (1 + LAMBDA \cdot V_{DS}) \qquad (0 \le V_{DS} \le V_{GS} - V_{TH})$$

$$I_{DS} = \frac{KP}{2} (W/L_{eff}) (V_{GS} - V_{TH})^2 (1 + LAMBDA \cdot V_{DS})$$
 (0 \le V\_{GS} - V\_{TH} \le V\_{DS})

Where the threshold voltage is given by:

$$V_{TH} = V_{T0} + GAMMA \left( \sqrt{2 \cdot PHI - V_{BS}} - \sqrt{2 \cdot PHI} \right)$$


and the channel length:

$$L_{\text{eff}} = L - 2 \cdot LD$$



Where *L* is the length of the polysilicon gate and *LD* is the gate overlap of the source and drain.

The elements in the large signal MOSFET model are shown in the following figure.





4: MOSFET Model


5

### **MOSFET SPICE PARAMETERS.**

Parameter Name	SPICE Symbol	Analytical Symbol	Units
Channel length	$L_{ m eff}$	L	M
Poly gate length	L	$ m L_{gate}$	М
Lateral diffusion/ Gate-source overlap	LD	$L_{\mathrm{D}}$	M
Transconductance parameter	KP	$\mu_n C_{OX}$	$A/V^2$
Threshold voltage/ Zero-bias threshold	VTO	$V_{TO}$	V
Channel-length modulation parameter	LAMBDA	$\lambda_{\mathrm{n}}$	V <sup>-1</sup>
Bulk threshold/ Backgate effect parameter	GAMMA	γn	V <sup>1/2</sup>
Surface potential/ Depletion drop in inversion	PHI	- <b>φ</b> <sub>P</sub>	V

### **Specifying MOSFET Geometry in SPICE.**

Mname D G S B MODname L= W= AD= AS= PD= PS= NRD= NRS=



4: MOSFET Model



7

#### LEVEL 1 MOSFET MODEL PARAMETERS.

.MODEL MODname NMOS/PMOS VTO= KP= GAMMA= PHI= LAMBDA= RD= RS= RSH= CBD= CBS= CJ= MJ= CJSW= MJSW= PB= IS= CGDO= CGSO= CGBO= TOX= LD=

where:

NMOS/PMOS- MOSFET type.

**VTO-** Threshold voltage (V)

**KP-** Transconductance parameter (A/V<sup>2</sup>)

**GAMMA-** Bulk threshold parameter (V<sup>1/2</sup>)

PHI- Surface potential (V)

**LAMBDA-** Channel length modulation parameter (V<sup>-1</sup>)

**RD-** Drain resistance  $(\Omega)$ 



#### LEVEL 1 MOSFET MODEL PARAMETERS.

**RS-** Source resistance  $(\Omega)$ 

**RSH-** Sheet resistance of the drain/source diffusions ( $\Omega/\Box$ )

CBD- Zero bias drain-bulk junction capacitance (F)

CBS- Zero bias source-bulk junction capacitance (F)

MJ- Bulk junction grading coefficient (dimensionless)

PB- Built-in potential for the bulk junction (V)

• With CBD, CBS, MJ and PB, SPICE computes the voltage dependences of the drain-bulk and source-bulk capacitances:


$$C_{BD}(V_{BD}) = \frac{CBD}{(1 - V_{BD}/PB)^{MJ}}$$
  $C_{BS}(V_{BS}) = \frac{CBS}{(1 - V_{BS}/PB)^{MJ}}$ 

4: MOSFET Model



9

# Large-signal, charge-storage capacitors of the MOS device.



#### LEVEL 1 MOSFET MODEL PARAMETERS.

CJ- Zero bias planar bulk junction capacitance (F/m<sup>2</sup>)

CJSW- Zero bias sidewall bulk junction capacitance (F/m)

MJSW- Sidewall junction grading coefficient (dimensionless)

• If CJ, CJSW, and MJSW are given, a more accurated simulation of these capacitances is performed using the following equations:

$$C_{BD}(V_{BD}) = \frac{CJ \cdot AD}{\left(1 - V_{BD}/PB\right)^{MJ}} + \frac{CJSW \cdot PD}{\left(1 - V_{BD}/PB\right)^{MJSW}}$$


$$C_{BS}(V_{BS}) = \frac{CJ \cdot AS}{\left(1 - V_{BS}/PB\right)^{MJ}} + \frac{CJSW \cdot PS}{\left(1 - V_{BS}/PB\right)^{MJSW}}$$

4: MOSFET Model



11

# Bottom and Sidewall components of the bulk junction capacitors.



Bottom=ABCD

Sidewall=ABEF+BCFG+DCGH+ADEH



#### LEVEL 1 MOSFET MODEL PARAMETERS.

**IS-** Saturation current of the junction diode (A)

CGDO- Overlap capacitance of the gate with drain (F)

CGSO- Overlap capacitance of the gate with source (F)

**CGBO-** Overlap capacitance of the gate with bulk (F)

TOX- Gate oxide thickness (m)

LD- Lateral diffusion (m)




4: MOSFET Model

13

### Overlap Capacitances of an MOS transistor.

(a) Top view showing the overlap between the source or drain and the gate. (b) Side view.






## **Example of MOSFET model parameters**

### values.

Parameter Name	N Channel MOSFET	P Channel MOSFET	Units
Gate oxide thickness TOX	150	150	Angstroms
Transconductance parameter KP	50 x 10 <sup>-6</sup>	25 x 10 <sup>-6</sup>	$A/V^2$
Threshold voltage	1.0	-1.0	V
Channel-length modulation parameter LAMBDA	0.1/L (L in μm)	0.1/L (L in μm)	V <sup>-1</sup>
Bulk threshold parameter GAMMA	0.6	0.6	V <sup>1/2</sup>
Surface potential PHI	0.8	0.8	V
Gate-Drain overlap capacitance. CGDO	5 x 10 <sup>-10</sup>	5 x 10 <sup>-10</sup>	F/m
Gate-Source overlap capacitance. CGSO	5 x 10 <sup>-10</sup>	5 x 10 <sup>-10</sup>	F/m
Zero-bias planar bulk depeltion capacitance CJ	10-4	3 x 10 <sup>-4</sup>	F/m <sup>2</sup>
Zero-bias sidewall bulk depletion capacitance CJSW	5 x 10 <sup>-10</sup>	3.5 x 10 <sup>-10</sup>	F/m
Bulk junction potential PB	0.95	0.95	V
Planar bulk junction grading coefficient MJ	0.5	0.5	
Sidewall bulk junction grading coefficient MJSW	0.33	0.33	



4: MOSFET Model

15