
Board Name Fabrication Document


Layer Stack Legend



Impedance Table

Transmission Line	Impedance [ohms]	Tolerance [ohms]	Layer	Trace Width [mm]	Gap [mm]	Ref. Layers
Edge-Coupled Coated Microstrip	100	±10 %	L1	0.2032	0.28	L2

Top Fabrication (Scale 1:1)



FABRICATION NOTES (UNLESS OTHERWISE SPECIFIED)

- 1) FABRICATE PER IPC-6012A CLASS 2.
- OUTLINE DEFINED IN SEPARATE GERBER FILE WITH "Edge_Cuts.GBR" SUFFIX.

DIMENSIONS OF CIRCUMSIZED RECTANGLE SHOWN ON THIS DRAWING FOR REFERENCE ONLY.

3) SEE SEPARATE DRILL FILES WITH ".DRL" SUFFIX FOR HOLE LOCATIONS.

SELECTED HOLE LOCATIONS SHOWN ON THIS DRAWING FOR REFERENCE ONLY.


- 4) SURFACE FINISH: IMMERSION GOLD
- 5) SOLDERMASK ON BOTH SIDES OF THE BOARD SHALL BE LPI, COLOR BLACK.
- 6) SILK SCREEN LEGEND TO BE APPLIED PER LAYER STACKUP USING YELLOW NON-CONDUCTIVE EPOXY INK.
- 7) ALL VIAS ARE TENTED ON BOTH SIDES UNLESS SOLDERMASK OPENED IN GERBER.
- 8) VENDOR SHOULD FOLLOW ROHS COMPLIANT PROCESS AND Pb FREE FOR MANUFACTURING
- 9) PCB MATERIAL REQUIREMENTS:
- A. FLAMMABILITY RATING MUST MEET OR EXCEED UL94V-0 REQUIREMENTS.
- B. Tg 170 C OR EQUIVALENT.
- C. EQUIVALENT MATERIAL SHALL BE RoHS COMPLIANT, HALOGEN FREE AND APPROVED BY COMPANY NAME.
- 10) DESIGN GEOMETRY MINIMUM FEATURE SIZES:

BOARD SIZE 34.000 × 28.000 mm BOARD THICKNESS 1.651 mm TRACE WIDTH 0.200 mm TRACE TO TRACE 0.200 mm MIN. HOLE (PTH) 0.250 mm MIN. HOLE (NPTH) N/A mm ANNULAR RING 0.150 mm COPPER TO HOLE 0.254 mm COPPER TO EDGE 0.250 mm HOLE TO HOLE 0.254 mm

- 11) REFER TO IMPEDANCE TABLE FOR IMPEDANCE CONTROL REQUIREMENTS.
- 12) CONFIRM SPACE WIDTHS AND SPACINGS.

All dimensions are in millimeters unless otherwise specified.

Com	nments:	Company:		Variant:	Git Hash:
		Company Name		RELEASED	66844dc
		Board Name:		Project Name:	
		Board Name		Project Name	
Shee	et Title:	File Name:	Designer:	Date:	Revision:
Top F	Fabrication (Scale 1:1)	KiBot_Project_Test.kicad_pcb	Author	2024-04-13	1.0.1
Shee	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	1 of 9
3		4	5		



Board Name Fabrication Document

Hole Shape

Drlll Layer Pair
L1 (Sig, PWR) - L4 (Sig, PWR)

L1 (Sig, PWR) - L4 (Sig, PWR)

Drill Table

Total 43

3.20mm (125.98mlls)

Drill Drawing L1 - L4 (Scale 1:1)

O	0
# ¹ *	* * * *
	:

	0	0		Variant:	OH Hark	\dashv
	Comments:	Company:	Company:		Git Hash:	L
		Company Name		RELEASED	66844dc	
		Board Name:	Project Name:			
		Board Name		Project Name		
	Sheet Title:	File Name:	Designer:	Date:	Revision:	
	Drill Drawing (L1 - L4)	KiBot_Project_Test.kicad_pcb	Author	2024-04-13	1.0.1	D
	Sheet Path:		Reviewer:	Size:	Sheet:	
				A4	3 of 9	
3		4	5			<u>6</u>

D

2

